Skip to content

Latest commit

 

History

History
13 lines (10 loc) · 424 Bytes

README.md

File metadata and controls

13 lines (10 loc) · 424 Bytes

uart_core

UART IP-Core for FPGA projects.

Description of projects:

  • hdl - VHDL files.
  • sim - script files for modelsim/questasim.
  • tb - testbench.
  • uart_test - example project for Lattice MachXO3 Starter Kit.

To set the UART baudrate, you must specify COEFF_BAUDRATE in the top project file.

COEFF_BAUDRATE = aclk/baudrate.

For example COEFF_BAUDRATE = 50000000 Hz / 9600 = 5208 dec = 1458 hex