-
Notifications
You must be signed in to change notification settings - Fork 1
/
simon_nexys4_pin.ucf
executable file
·138 lines (118 loc) · 7.03 KB
/
simon_nexys4_pin.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
## This file is a general .ucf for the Nexys4 DDR Rev C board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project
## Clock signal
NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33"; #Bank = 35, Pin name = #IO_L12P_T1_MRCC_35, Sch name = clk100mhz
NET "clk" TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;
## Switches
NET "reset" LOC=J15 | IOSTANDARD=LVCMOS33; # sw(0)
NET "inicio_juego" LOC=L16 | IOSTANDARD=LVCMOS33; # sw(1)
#NET "sw<2>" LOC=M13 | IOSTANDARD=LVCMOS33; # sw(2)
#NET "sw<3>" LOC=R15 | IOSTANDARD=LVCMOS33; # sw(3)
#NET "sw<4>" LOC=R17 | IOSTANDARD=LVCMOS33; # sw(4)
#NET "sw<5>" LOC=T18 | IOSTANDARD=LVCMOS33; # sw(5)
#NET "sw<6>" LOC=U18 | IOSTANDARD=LVCMOS33; # sw(6)
#NET "sw<7>" LOC=R13 | IOSTANDARD=LVCMOS33; # sw(7)
#NET "sw<8>" LOC=T8 | IOSTANDARD=LVCMOS33; # sw(8)
#NET "sw<9>" LOC=U8 | IOSTANDARD=LVCMOS33; # sw(9)
#NET "sw<10>" LOC=R16 | IOSTANDARD=LVCMOS33; # sw(10)
#NET "sw<11>" LOC=T13 | IOSTANDARD=LVCMOS33; # sw(11)
#NET "sw<12>" LOC=H6 | IOSTANDARD=LVCMOS33; # sw(12)
#NET "sw<13>" LOC=U12 | IOSTANDARD=LVCMOS33; # sw(13)
#NET "sw<14>" LOC=U11 | IOSTANDARD=LVCMOS33; # sw(14)
#NET "sw<15>" LOC=V10 | IOSTANDARD=LVCMOS33; # sw(15)
## Buttons
#NET "cpu_resetn" LOC=C12 | IOSTANDARD=LVCMOS33; #IO_L3P_T0_DQS_AD1P_15
NET "btnc" LOC=N17 | IOSTANDARD=LVCMOS33; # btnc
NET "btnd" LOC=P18 | IOSTANDARD=LVCMOS33; # btnd
NET "btnl" LOC=P17 | IOSTANDARD=LVCMOS33; # btnl
NET "btnr" LOC=M17 | IOSTANDARD=LVCMOS33; # btnr
NET "btnu" LOC=M18 | IOSTANDARD=LVCMOS33; # btnu
## LEDs
#NET "led<0>" LOC=H17 | IOSTANDARD=LVCMOS33; # led(0)
#NET "led<1>" LOC=K15 | IOSTANDARD=LVCMOS33; # led(1)
#NET "led<2>" LOC=J13 | IOSTANDARD=LVCMOS33; # led(2)
#NET "led<3>" LOC=N14 | IOSTANDARD=LVCMOS33; # led(3)
#NET "led<4>" LOC=R18 | IOSTANDARD=LVCMOS33; # led(4)
#NET "led<5>" LOC=V17 | IOSTANDARD=LVCMOS33; # led(5)
#NET "led<6>" LOC=U17 | IOSTANDARD=LVCMOS33; # led(6)
#NET "led<7>" LOC=U16 | IOSTANDARD=LVCMOS33; # led(7)
#NET "led<8>" LOC=V16 | IOSTANDARD=LVCMOS33; # led(8)
#NET "led<9>" LOC=T15 | IOSTANDARD=LVCMOS33; # led(9)
#NET "led<10>" LOC=U14 | IOSTANDARD=LVCMOS33; # led(10)
#NET "led<11>" LOC=T16 | IOSTANDARD=LVCMOS33; # led(11)
#NET "led<12>" LOC=V15 | IOSTANDARD=LVCMOS33; # led(12)
#NET "led<13>" LOC=V14 | IOSTANDARD=LVCMOS33; # led(13)
#NET "led<14>" LOC=V12 | IOSTANDARD=LVCMOS33; # led(14)
#NET "led<15>" LOC=V11 | IOSTANDARD=LVCMOS33; # led(15)
##LEDs_RGB
NET "led_b" LOC=R12 | IOSTANDARD=LVCMOS33; # led16_b
NET "led_g" LOC=M16 | IOSTANDARD=LVCMOS33; # led16_g
NET "led_r" LOC=N15 | IOSTANDARD=LVCMOS33; # led16_r
#NET "led17_b" LOC=G14 | IOSTANDARD=LVCMOS33; # led17_b
#NET "led17_g" LOC=R11 | IOSTANDARD=LVCMOS33; # led17_g
#NET "led17_r" LOC=N16 | IOSTANDARD=LVCMOS33; # led17_r
## 7 segment display
NET "ca" LOC=T10 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_A00_D16_14
NET "cb" LOC=R10 | IOSTANDARD=LVCMOS33; #IO_25_14
NET "cc" LOC=K16 | IOSTANDARD=LVCMOS33; #IO_25_15
NET "cd" LOC=K13 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
NET "ce" LOC=P15 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_14
NET "cf" LOC=T11 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A10_D26_14
NET "cg" LOC=L18 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_D04_14
#NET "dp" LOC=H15 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A21_VREF_15
NET "an<0>" LOC=J17 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_FOE_B_15
NET "an<1>" LOC=J18 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_FWE_B_15
NET "an<2>" LOC=T9 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14
NET "an<3>" LOC=J14 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A22_15
NET "an<4>" LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14
NET "an<5>" LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14
NET "an<6>" LOC=K2 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_35
NET "an<7>" LOC=U13 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_A02_D18_14
## Pmod Header JA
#NET "ja<1>" LOC=C17 | IOSTANDARD=LVCMOS33; # ja(1)
#NET "ja<2>" LOC=D18 | IOSTANDARD=LVCMOS33; # ja(2)
#NET "ja<3>" LOC=E18 | IOSTANDARD=LVCMOS33; # ja(3)
#NET "ja<4>" LOC=G17 | IOSTANDARD=LVCMOS33; # ja(4)
#NET "ja<7>" LOC=D17 | IOSTANDARD=LVCMOS33; # ja(7)
#NET "ja<8>" LOC=E17 | IOSTANDARD=LVCMOS33; # ja(8)
#NET "ja<9>" LOC=F18 | IOSTANDARD=LVCMOS33; # ja(9)
#NET "ja<10>" LOC=G18 | IOSTANDARD=LVCMOS33; # ja(10)
## Pmod Header JB
#NET "jb<1>" LOC=D14 | IOSTANDARD=LVCMOS33; # jb(1)
#NET "jb<2>" LOC=F16 | IOSTANDARD=LVCMOS33; # jb(2)
#NET "jb<3>" LOC=G16 | IOSTANDARD=LVCMOS33; # jb(3)
#NET "jb<4>" LOC=H14 | IOSTANDARD=LVCMOS33; # jb(4)
#NET "jb<7>" LOC=E16 | IOSTANDARD=LVCMOS33; # jb(7)
#NET "jb<8>" LOC=F13 | IOSTANDARD=LVCMOS33; # jb(8)
#NET "jb<9>" LOC=G13 | IOSTANDARD=LVCMOS33; # jb(9)
#NET "jb<10>" LOC=H16 | IOSTANDARD=LVCMOS33; # jb(10)
## Pmod Header JC
NET "col<7>" LOC=K1 | IOSTANDARD=LVCMOS33; # jc1 IO_L23N_T3_35
NET "col<6>" LOC=F6 | IOSTANDARD=LVCMOS33; # jc2 IO_L19N_T3_VREF_35
NET "col<5>" LOC=J2 | IOSTANDARD=LVCMOS33; # jc3 IO_L22N_T3_35
NET "col<4>" LOC=G6 | IOSTANDARD=LVCMOS33; # jc4 IO_L19P_T3_35
NET "col<3>" LOC=E7 | IOSTANDARD=LVCMOS33; # jc7 IO_L6P_T0_35
NET "col<2>" LOC=J3 | IOSTANDARD=LVCMOS33; # jc8 IO_L22P_T3_35
NET "col<1>" LOC=J4 | IOSTANDARD=LVCMOS33; # jc9 IO_L21P_T3_DQS_35
NET "col<0>" LOC=E6 | IOSTANDARD=LVCMOS33; # jc10 IO_L5P_T0_AD13P_35
## Pmod Header JD
NET "fila<0>" LOC=H4 | IOSTANDARD=LVCMOS33; # jd1 IO_L21N_T3_DQS_35
NET "fila<1>" LOC=H1 | IOSTANDARD=LVCMOS33; # jd2 IO_L17P_T2_35
NET "fila<2>" LOC=G1 | IOSTANDARD=LVCMOS33; # jd3 IO_L17N_T2_35
NET "fila<3>" LOC=G3 | IOSTANDARD=LVCMOS33; # jd4 IO_L20N_T3_35
NET "fila<4>" LOC=H2 | IOSTANDARD=LVCMOS33; # jd7 IO_L15P_T2_DQS_35
NET "fila<5>" LOC=G4 | IOSTANDARD=LVCMOS33; # jd8 IO_L20P_T3_35
NET "fila<6>" LOC=G2 | IOSTANDARD=LVCMOS33; # jd9 IO_L15N_T2_DQS_35
NET "fila<7>" LOC=F3 | IOSTANDARD=LVCMOS33; # jd10 IO_L13N_T2_MRCC_35
##Pmod Header JXADC
#NET "xa_n<1>" LOC=A14 | IOSTANDARD=LVDS; #IO_L9N_T1_DQS_AD3N_15
#NET "xa_p<1>" LOC=A13 | IOSTANDARD=LVDS; #IO_L9P_T1_DQS_AD3P_15
#NET "xa_n<2>" LOC=A16 | IOSTANDARD=LVDS; #IO_L8N_T1_AD10N_15
#NET "xa_p<2>" LOC=A15 | IOSTANDARD=LVDS; #IO_L8P_T1_AD10P_15
#NET "xa_n<3>" LOC=B17 | IOSTANDARD=LVDS; #IO_L7N_T1_AD2N_15
#NET "xa_p<3>" LOC=B16 | IOSTANDARD=LVDS; #IO_L7P_T1_AD2P_15
#NET "xa_n<4>" LOC=A18 | IOSTANDARD=LVDS; #IO_L10N_T1_AD11N_15
#NET "xa_p<4>" LOC=B18 | IOSTANDARD=LVDS; #IO_L10P_T1_AD11P_15