-
Notifications
You must be signed in to change notification settings - Fork 0
/
RoundDecryption.vhd
80 lines (53 loc) · 2.21 KB
/
RoundDecryption.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
library ieee;
use ieee.std_logic_1164.all;
entity RoundDecryption is
port (ROUND_KEY : in std_logic_vector(0 to 127);
ROUND_NUMBER : in std_logic_vector(3 downto 0);
INPUT : in std_logic_vector(0 to 127);
FB_INPUT : in std_logic_vector(0 to 127);
INIT_INPUT : in std_logic;
OUTPUT : out std_logic_vector(0 to 127));
end RoundDecryption;
architecture RoundDecryption_architecture of RoundDecryption is
component INV_SubBytes
port (input : in std_logic_vector(0 to 127);
output : out std_logic_vector(0 to 127));
end component;
component INV_ShiftRows
port (input : in std_logic_vector(0 to 127);
output : out std_logic_vector(0 to 127));
end component;
component INV_MixColumns
port (input : in std_logic_vector(0 to 127);
output : out std_logic_vector(0 to 127));
end component;
component AddRoundKey
port (input : in std_logic_vector(0 to 127);
round_key : in std_logic_vector(0 to 127);
output : out std_logic_vector(0 to 127));
end component;
signal b0, b1, b2: std_logic_vector(0 to 127) := (others => '0');
signal m1, m2: std_logic_vector(0 to 127) := (others => '0');
begin
en_1: INV_SubBytes port map (input => b0,
output => b1);
en_2: INV_ShiftRows port map (input => FB_INPUT,
output => b0);
en_3: INV_MixColumns port map (input => b1,
output => b2);
en_4: process(ROUND_NUMBER, b1, b2) begin
case ROUND_NUMBER is
when "0000" => m1 <= b1;
when others => m1 <= b2;
end case;
end process;
en_5: process(INIT_INPUT, INPUT, m1) begin
case INIT_INPUT is
when '1' => m2 <= INPUT;
when others => m2 <= m1;
end case;
end process;
en_6: AddRoundKey port map (input => m2,
round_key => ROUND_KEY,
output => OUTPUT);
end RoundDecryption_architecture;