Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

integrate bus manager with DART #1

Open
amamory opened this issue Mar 1, 2022 · 0 comments
Open

integrate bus manager with DART #1

amamory opened this issue Mar 1, 2022 · 0 comments
Labels
enhancement New feature or request

Comments

@amamory
Copy link
Member

amamory commented Mar 1, 2022

Currently DART uses standard Xilinx busses to interconnect the reconfigurable regions. bus manager should be supported by DART, providing a more complete system composability and better control of system timing requirements.
@amamory amamory added the enhancement New feature or request label Mar 1, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
enhancement New feature or request
Milestone
No milestone
Development

No branches or pull requests
1 participant
@amamory