Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Wishbone DMA: Split add_csr() method in add_ctrl()/add_csr(). #2004

Merged
merged 3 commits into from
Jun 26, 2024
Merged

Wishbone DMA: Split add_csr() method in add_ctrl()/add_csr(). #2004

merged 3 commits into from
Jun 26, 2024

Commits on Jun 26, 2024

  1. soc/cores/dma/WishboneDMAReader: Split add_csr() in add_ctrl() /add_c… 

    …sr() since in some case just want to control the module from signals/user logic.
    @enjoy-digital
    enjoy-digital committed Jun 26, 2024
    Configuration menu
    Copy the full SHA
    23a0d8f View commit details
    Browse the repository at this point in the history

  2. soc/cores/dma/WishboneDMAReader: Split add_csr() in add_ctrl() /add_c… 

    …sr() since in some case just want to control the module from signals/user logic.
    @enjoy-digital
    enjoy-digital committed Jun 26, 2024
    Configuration menu
    Copy the full SHA
    01a15e4 View commit details
    Browse the repository at this point in the history

  3. soc/cores/dma: Add default parameters to add_ctrl.

    @enjoy-digital
    enjoy-digital committed Jun 26, 2024
    Configuration menu
    Copy the full SHA
    4b745f9 View commit details
    Browse the repository at this point in the history