Final project for Liberty University ENGC 401 class. Runs on DE1-SoC Cyclone V board, and requires custom computer architecture to enable the VGA subsystem at 640x480 resolution, a custom RNG VHDL hardware module and accompanying FIFO memory module enabled and connected in Intel's Qsys/Platform Designer.
Watch Demo Here:
