Skip to content

A RISC-V CPU built in SystemVerilog for use in the DISCO Lab

License

Notifications You must be signed in to change notification settings

NickSica/RISC-V-CPU

Repository files navigation

RISC-V-CPU

Type make to build the bitstream and make test to generate a waveform.

About

A RISC-V CPU built in SystemVerilog for use in the DISCO Lab

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published