Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Test semantics for Yosys cells more exhaustively #1816

Open
chameco opened this issue Feb 9, 2023 · 0 comments
Open

Test semantics for Yosys cells more exhaustively #1816

chameco opened this issue Feb 9, 2023 · 0 comments
Labels
hardware Related to HDL verification

Comments

@chameco
Copy link
Contributor

chameco commented Feb 9, 2023

Right now, we only have ad-hoc testing of the semantics of some Yosys cells in the integration test suite. It would not be an especially heavy lift to do some randomized testing, i.e.:

  • generate random input bitvectors for the input ports of the cell
  • produce a simple JSON Yosys netgraph containing only one cell of that type
  • load the JSON into Yosys and simulate it on the generated inputs
  • load the JSON into SAWScript and call the resulting function term on the generated inputs
  • check that all of the outputs match
@chameco chameco added the hardware Related to HDL verification label Feb 13, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
hardware Related to HDL verification
Projects
None yet
Development

No branches or pull requests

1 participant