-
Notifications
You must be signed in to change notification settings - Fork 0
/
lab3VHDL.bsf
120 lines (120 loc) · 3.59 KB
/
lab3VHDL.bsf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
(rect 16 16 240 192)
(text "lab3VHDL" (rect 5 0 48 12)(font "Arial" ))
(text "inst" (rect 8 160 20 172)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "SSCS" (rect 0 0 24 12)(font "Arial" ))
(text "SSCS" (rect 21 27 45 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32)(line_width 1))
)
(port
(pt 0 48)
(input)
(text "GReset" (rect 0 0 31 12)(font "Arial" ))
(text "GReset" (rect 21 43 52 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48)(line_width 1))
)
(port
(pt 0 64)
(input)
(text "GClock" (rect 0 0 29 12)(font "Arial" ))
(text "GClock" (rect 21 59 50 71)(font "Arial" ))
(line (pt 0 64)(pt 16 64)(line_width 1))
)
(port
(pt 0 80)
(input)
(text "Clock_Slow" (rect 0 0 46 12)(font "Arial" ))
(text "Clock_Slow" (rect 21 75 67 87)(font "Arial" ))
(line (pt 0 80)(pt 16 80)(line_width 1))
)
(port
(pt 0 96)
(input)
(text "MSC[3..0]" (rect 0 0 41 12)(font "Arial" ))
(text "MSC[3..0]" (rect 21 91 62 103)(font "Arial" ))
(line (pt 0 96)(pt 16 96)(line_width 3))
)
(port
(pt 0 112)
(input)
(text "SSC[3..0]" (rect 0 0 38 12)(font "Arial" ))
(text "SSC[3..0]" (rect 21 107 59 119)(font "Arial" ))
(line (pt 0 112)(pt 16 112)(line_width 3))
)
(port
(pt 224 32)
(output)
(text "BCD1[3..0]" (rect 0 0 43 12)(font "Arial" ))
(text "BCD1[3..0]" (rect 160 27 203 39)(font "Arial" ))
(line (pt 224 32)(pt 208 32)(line_width 3))
)
(port
(pt 224 48)
(output)
(text "BCD2[3..0]" (rect 0 0 44 12)(font "Arial" ))
(text "BCD2[3..0]" (rect 159 43 203 55)(font "Arial" ))
(line (pt 224 48)(pt 208 48)(line_width 3))
)
(port
(pt 224 64)
(output)
(text "counter_o[3..0]" (rect 0 0 60 12)(font "Arial" ))
(text "counter_o[3..0]" (rect 143 59 203 71)(font "Arial" ))
(line (pt 224 64)(pt 208 64)(line_width 3))
)
(port
(pt 224 80)
(output)
(text "SevSegDisp1[6..0]" (rect 0 0 73 12)(font "Arial" ))
(text "SevSegDisp1[6..0]" (rect 130 75 203 87)(font "Arial" ))
(line (pt 224 80)(pt 208 80)(line_width 3))
)
(port
(pt 224 96)
(output)
(text "SevSegDisp2[6..0]" (rect 0 0 74 12)(font "Arial" ))
(text "SevSegDisp2[6..0]" (rect 129 91 203 103)(font "Arial" ))
(line (pt 224 96)(pt 208 96)(line_width 3))
)
(port
(pt 224 112)
(output)
(text "MSTS[2..0]" (rect 0 0 46 12)(font "Arial" ))
(text "MSTS[2..0]" (rect 157 107 203 119)(font "Arial" ))
(line (pt 224 112)(pt 208 112)(line_width 3))
)
(port
(pt 224 128)
(output)
(text "SSTS[2..0]" (rect 0 0 43 12)(font "Arial" ))
(text "SSTS[2..0]" (rect 160 123 203 135)(font "Arial" ))
(line (pt 224 128)(pt 208 128)(line_width 3))
)
(drawing
(rectangle (rect 16 16 208 160)(line_width 1))
)
)