Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

created IP #76

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

created IP #76

wants to merge 4 commits into from

Conversation

ColdfireMC
Copy link

Hi

I crafted a "standard" IP for the DDR interface for the nexys video, to aid my students (at USM, usm.cl) to instance and use the ddr interface. Needs testing and nicer packaging. If you like it, I think a rework of this IP to other Digilent boards might be feasible. Currently I'm also working in an Arty and Nexysa7/DDR versions.
Is not a great deal. I relied in the fact that boards usually have just one memory configuration, but now we not depend on the older Coregen based MIG. It behaves like a normal IP

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant