{"payload":{"header_redesign_enabled":false,"results":[{"id":"205881552","archived":false,"color":"#adb2cb","followers":17,"has_funding_file":false,"hl_name":"zslwyuan/Zynq_HLS_DDR_Dataflow_kernel_2mm","hl_trunc_description":"This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":205881552,"name":"Zynq_HLS_DDR_Dataflow_kernel_2mm","owner_id":20813176,"owner_login":"zslwyuan","updated_at":"2019-09-03T07:09:10.935Z","has_issues":true}},"sponsorable":false,"topics":["tutorial","zynq","hls","ddr","matrix-multiplication","vivado","zynq-7000"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Azslwyuan%252FZynq_HLS_DDR_Dataflow_kernel_2mm%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/zslwyuan/Zynq_HLS_DDR_Dataflow_kernel_2mm/star":{"post":"yzL4TXJOKr7m6eDXsWQgPA3obfy9COssZw-aMlaaAIReGYuSUEeiLjymQlhunyT8x7CSTb4xWGpgmy7LZiE7fA"},"/zslwyuan/Zynq_HLS_DDR_Dataflow_kernel_2mm/unstar":{"post":"FV1PelgFinRpVELCu_XZ7weyVurPkdQb3yc6Xn16oaABBR9UXbNy-l4E_qcsgFVOBY_sT3ASr3DdbGWlACGAhw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iVr3w9V94DzW9TYgLzPrbKQhyrDwRBDytGlXLRLuLWmIBb-mBK8r4tbkrOsQNRLc80-4Sx78o36GV4fZaiL7Ww"}}},"title":"Repository search results"}