{"payload":{"header_redesign_enabled":false,"results":[{"id":"169258653","archived":false,"color":"#b2b7f8","followers":8,"has_funding_file":false,"hl_name":"zhongyuchen/mips-32bit","hl_trunc_description":"Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":169258653,"name":"mips-32bit","owner_id":34185896,"owner_login":"zhongyuchen","updated_at":"2022-09-15T11:32:39.608Z","has_issues":true}},"sponsorable":false,"topics":["fpga","mips","verilog","vivado","nexys4ddr"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":95,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Azhongyuchen%252Fmips-32bit%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/zhongyuchen/mips-32bit/star":{"post":"fnJ115aj0aHHCmQpgKmPExMLpeF_EGGJ1G2OCX3Rj-aOCH60CUoCy6zyCk4m0tdo_DNAkwmiDHdoS1J9kmoTgw"},"/zhongyuchen/mips-32bit/unstar":{"post":"eBpbiVw4tvQ4jDb4MNSEXVE4-s00-W8zZes_keM62uhr4XVh4P29GGy5frHr2eYtgC5DJ5AStkHj_6XFYSgsiA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"hvtT4M26S0eNAepG4i5EwX2MVR2Bo41-VwlAkWU-w9fVTrp-b3ndUF7zsbwfLkXCexweLjPcvPU6lUtPIH_3VQ"}}},"title":"Repository search results"}