{"payload":{"header_redesign_enabled":false,"results":[{"id":"38118370","archived":false,"color":"#f34b7d","followers":1000,"has_funding_file":false,"hl_name":"verilog-to-routing/vtr-verilog-to-routing","hl_trunc_description":"Verilog to Routing -- Open Source CAD Flow for FPGA Research","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":38118370,"name":"vtr-verilog-to-routing","owner_id":11666515,"owner_login":"verilog-to-routing","updated_at":"2024-09-13T18:44:34.473Z","has_issues":true}},"sponsorable":false,"topics":["fpga","routing","eda","cad","verilog","synthesis","placement","vtr","vpr"],"type":"Public","help_wanted_issues_count":15,"good_first_issue_issues_count":24,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":85,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Averilog-to-routing%252Fvtr-verilog-to-routing%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/verilog-to-routing/vtr-verilog-to-routing/star":{"post":"AutydGOYbccEq5MZrsClcVym6b5hYYRvpJofgQOvHttPTVJuRJ4qW0xOktXgnBBtTKvwGeUu_qOnVhWjn8HH4A"},"/verilog-to-routing/vtr-verilog-to-routing/unstar":{"post":"htgar4z5FTy0Y5kc_aLUZBFBk5dHFRMMcdUkfw3NPPqIFyrn_oE1rvcxcjnrKAc4Xg9TU0JVMIBbNXh2C-6Bcg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"xLAO2k2lr8Nkbyrm_j_xiryY64EZEvv3PYsGaLtddNVdL5_ggf1eOxFwv1tLy9lcmXD8VnOWKmFKKieWfjLFQA"}}},"title":"Repository search results"}