{"payload":{"header_redesign_enabled":false,"results":[{"id":"241046470","archived":false,"color":"#b2b7f8","followers":38,"has_funding_file":false,"hl_name":"tongplw/HW-Syn-Lab","hl_trunc_description":"⚙Hardware Synthesis Laboratory Using Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":241046470,"name":"HW-Syn-Lab","owner_id":42507850,"owner_login":"tongplw","updated_at":"2020-05-10T16:26:11.774Z","has_issues":true}},"sponsorable":false,"topics":["hardware","verilog","xilinx","vivado","uart","vga","basys3","hardware-synthesis"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atongplw%252FHW-Syn-Lab%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/tongplw/HW-Syn-Lab/star":{"post":"yFNeaMJyu6MkaoF9IrLB7PxopCYHWJZvblW9vmi8DEmnYjvqvkLR6qlqRxGx2mK82d7keb2ekA0Yi7kDTI7QHQ"},"/tongplw/HW-Syn-Lab/unstar":{"post":"vPAopVFUxK_f5VwEeFkEK8Zf7xR96J6dtfEZpo-NaQC_WQZ4x9vZePUYBYxX_brTpGaau2PgoVm-0DTht1ywnA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"D-bcKOHHQDB1ZlYmogTV-0VUIe_3t1tgHQTLrv-gmHHkf2fEWQq1kRiFfm3Ggg50T_tSVQ4X8pVLMBXpskZt6g"}}},"title":"Repository search results"}