{"payload":{"header_redesign_enabled":false,"results":[{"id":"115351337","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"streetdogg/hardware-designs","hl_trunc_description":"Verilog Implementation for various Hardware on Lattice FPGA using the Open-source Yosys toolchain.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":115351337,"name":"hardware-designs","owner_id":2120983,"owner_login":"streetdogg","updated_at":"2023-05-28T03:07:15.567Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","rtl","verilog","lattice","yosys","ice40","icestick","alchitry-cu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astreetdogg%252Fhardware-designs%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/streetdogg/hardware-designs/star":{"post":"gxgXvVVJAJIdySYV3P0yyD1KxiQYySredqYhL_YHrcArkXsgS_j40bpBB59U14Jik1Sx9rgNJvGyLvm2bXhWDQ"},"/streetdogg/hardware-designs/unstar":{"post":"RmPBxxDrKJJynFN_n-gMeP_ni2AVIB2bnyhMzriP_HSfxguo5s3ZuvfK5ey1OCBeV4xqqxqhr4_fSC7QPXoTYA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pd-xoCInR0dJA6IEqGz7djtBKbP4wcxAnAy8HUkG6n5CIc0wQlDt_45IAdg8uDXgMGlJgm5Em9TEs3I886Rs3A"}}},"title":"Repository search results"}