{"payload":{"header_redesign_enabled":false,"results":[{"id":"446662760","archived":false,"color":"#adb2cb","followers":58,"has_funding_file":false,"hl_name":"stnolting/neorv32-setups","hl_trunc_description":"📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":446662760,"name":"neorv32-setups","owner_id":22944758,"owner_login":"stnolting","updated_at":"2024-07-08T13:47:42.769Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","intel","verilog","xilinx","lattice","soc","ghdl","yosys","risc-v","neorv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astnolting%252Fneorv32-setups%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/stnolting/neorv32-setups/star":{"post":"JZSNJ4pHvD-ur-uk8X6Ki1iKaQXNdT1UujPqXDEaY9UdTk02JXBfW7hCn1iSLB5HjNAlZHsEWPkOGp5ccd0toA"},"/stnolting/neorv32-setups/unstar":{"post":"6aHcehlATjYDy9bcreWo1VL9-eJht4LILEerEawjL9fB01eBs9D3xIYSMrDL9-jN4Ihl2dnVBqEYZNVWSLiXJg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7TnoYlydXtVhi_DtkM9HNrwqeVPYnCHKRsvHTe6T2Fi2aA36OqpaV5Ed4OiQPyUKYP912iOvmSrksW4vkKGKNg"}}},"title":"Repository search results"}