{"payload":{"header_redesign_enabled":false,"results":[{"id":"338113006","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"splinedrive/my_uart","hl_trunc_description":"UART implementation with a top module implements a loopback. I was able to have 3MBaud error-free!","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":338113006,"name":"my_uart","owner_id":836879,"owner_login":"splinedrive","updated_at":"2021-07-02T20:57:45.006Z","has_issues":true}},"sponsorable":false,"topics":["fpga","loopback","verilog","uart","baud","blackicemx","3000000"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asplinedrive%252Fmy_uart%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/splinedrive/my_uart/star":{"post":"HaNePIm22BpPbYNlnN-0m-_AKIBlplKxwATeFkfHhj-E_W0wNwQib4BsAglHzbcvLdOrT_LXzQQp7xzP5ZKXxg"},"/splinedrive/my_uart/unstar":{"post":"KJC0GaMRefcsE8srP-bhe1k4f36S19eFFzkHuSs_0nL7cP9lrtiER9nEe0eU8EV3_64umxOMPu5Pa3-WDIFv0g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8z5qVM0ghQdBOQabfrJzR7uot3fxSFz7Me8QwFH2ErLkqA81JXbt_LtwZtzGHP1uHPcYZv1KwwRBFyX2Cqr2cQ"}}},"title":"Repository search results"}