{"payload":{"header_redesign_enabled":false,"results":[{"id":"435130148","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"sidhantp1906/RTC-Real-Time-Clock-","hl_trunc_description":"Design of real time clock(RTC) using Verilog HDL","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":435130148,"name":"RTC-Real-Time-Clock-","owner_id":60102705,"owner_login":"sidhantp1906","updated_at":"2021-12-05T10:24:09.088Z","has_issues":true}},"sponsorable":false,"topics":["rtl","verilog","rtc","hdl","real-time-clock","vlsi-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":89,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asidhantp1906%252FRTC-Real-Time-Clock-%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sidhantp1906/RTC-Real-Time-Clock-/star":{"post":"pia3mlti2KPtZR6Kv9RNMvToipdXQAfuII04-tk4o4-Gxc7BrdRWnZzIoS9vSV9RBHzWlTcVmTnSiXO4OE3ZHg"},"/sidhantp1906/RTC-Real-Time-Clock-/unstar":{"post":"tl4wMJ9NG8af3KmFIlkWSOi6XIRP1yTmXnwHkLDbN-5sOLbsU4tAgn7g7P73pI_M4QBSkS50AGiBVduaCwb0Bw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"gC9lW9_sfjs0Y-SJACC7fc8ei8H9qTi98udmWmrQvWLDGha07V-qhIjUjHqeaPYQhYMVZUfvrMDF6K_vruA6iQ"}}},"title":"Repository search results"}