-
Notifications
You must be signed in to change notification settings - Fork 226
/
perfmon_westmere_events.txt
885 lines (741 loc) · 36.5 KB
/
perfmon_westmere_events.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
# =======================================================================================
#
# Filename: perfmon_westmere_events.txt
#
# Description: Event list for Intel Westmere
#
# Version: <VERSION>
# Released: <DATE>
#
# Author: Jan Treibig (jt), jan.treibig@gmail.com
# Thomas Gruber (tr), thomas.roehl@googlemail.com
# Project: likwid
#
# Copyright (C) 2015 RRZE, University Erlangen-Nuremberg
#
# This program is free software: you can redistribute it and/or modify it under
# the terms of the GNU General Public License as published by the Free Software
# Foundation, either version 3 of the License, or (at your option) any later
# version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT ANY
# WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
# PARTICULAR PURPOSE. See the GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along with
# this program. If not, see <http://www.gnu.org/licenses/>.
#
# =======================================================================================
EVENT_INSTR_RETIRED 0x00 FIXC0
UMASK_INSTR_RETIRED_ANY 0x00
EVENT_CPU_CLK_UNHALTED 0x00 FIXC1
UMASK_CPU_CLK_UNHALTED_CORE 0x00
EVENT_CPU_CLK_UNHALTED 0x00 FIXC2
UMASK_CPU_CLK_UNHALTED_REF 0x00
EVENT_LOAD_BLOCK 0x03 PMC
UMASK_LOAD_BLOCK_OVERLAP_STORE 0x02
EVENT_SB_DRAIN 0x04 PMC
UMASK_SB_DRAIN_ANY 0x07
EVENT_MISALIGN_MEMORY 0x05 PMC
UMASK_MISALIGN_MEMORY_STORE 0x02
EVENT_STORE_BLOCKS 0x06 PMC
UMASK_STORE_BLOCKS_L1D_AT_RET 0x04
UMASK_STORE_BLOCKS_L1D_BLOCK 0x08
EVENT_PARTIAL_ADDRESS_ALIAS 0x07 PMC
UMASK_PARTIAL_ADDRESS_ALIAS 0x01
EVENT_DTLB_LOAD_MISSES 0x08 PMC
UMASK_DTLB_LOAD_MISSES_ANY 0x01
UMASK_DTLB_LOAD_MISSES_WALK_COMPLETED 0x02
UMASK_DTLB_LOAD_MISSES_WALK_CYCLES 0x04
UMASK_DTLB_LOAD_MISSES_STLB_HIT 0x10
UMASK_DTLB_LOAD_MISSES_PDE_MISS 0x20
EVENT_MEM_INST_RETIRED 0x0B PMC
UMASK_MEM_INST_RETIRED_LOADS 0x01
UMASK_MEM_INST_RETIRED_STORES 0x02
UMASK_MEM_INST_RETIRED_LATENCY_ABOVE_THRESHOLD 0x10
EVENT_MEM_STORE_RETIRED_DTLB 0x0C PMC
UMASK_MEM_STORE_RETIRED_DTLB_MISS 0x01
EVENT_UOPS_ISSUED 0x0E PMC
UMASK_UOPS_ISSUED_ANY 0x01
UMASK_UOPS_ISSUED_FUSED 0x02
DEFAULT_OPTIONS_UOPS_ISSUED_TOTAL_STALL_CYCLES EVENT_OPTION_THRESHOLD=0xF,EVENT_OPTION_INVERT=1
UMASK_UOPS_ISSUED_TOTAL_STALL_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_ISSUED_ACTIVE_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_ISSUED_ACTIVE_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_ISSUED_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_ISSUED_STALL_CYCLES 0x01
EVENT_MEM_UNCORE_RETIRED 0x0F PMC
UMASK_MEM_UNCORE_RETIRED_LOCAL_HITM 0x02
UMASK_MEM_UNCORE_RETIRED_LOCAL_DRAM_AND_REMOTE_CACHE_HIT 0x08
UMASK_MEM_UNCORE_RETIRED_LOCAL_DRAM 0x10
UMASK_MEM_UNCORE_RETIRED_REMOTE_DRAM 0x20
UMASK_MEM_UNCORE_RETIRED_UNCACHEABLE 0x80
EVENT_FP_COMP_OPS_EXE 0x10 PMC
UMASK_FP_COMP_OPS_EXE_X87 0x01
UMASK_FP_COMP_OPS_EXE_MMX 0x02
UMASK_FP_COMP_OPS_EXE_SSE_FP 0x04
UMASK_FP_COMP_OPS_EXE_SSE2_INTEGER 0x08
UMASK_FP_COMP_OPS_EXE_SSE_FP_PACKED 0x10
UMASK_FP_COMP_OPS_EXE_SSE_FP_SCALAR 0x20
UMASK_FP_COMP_OPS_EXE_SSE_SINGLE_PRECISION 0x40
UMASK_FP_COMP_OPS_EXE_SSE_DOUBLE_PRECISION 0x80
EVENT_SIMD_INT_128 0x12 PMC
UMASK_SIMD_INT_128_PACKED_MPY 0x01
UMASK_SIMD_INT_128_PACKED_SHIFT 0x02
UMASK_SIMD_INT_128_PACK 0x04
UMASK_SIMD_INT_128_UNPACK 0x08
UMASK_SIMD_INT_128_PACKED_LOGICAL 0x10
UMASK_SIMD_INT_128_PACKED_ARITH 0x20
UMASK_SIMD_INT_128_SHUFFLE_MOVE 0x40
EVENT_LOAD_DISPATCH 0x13 PMC
UMASK_LOAD_DISPATCH_RS 0x01
UMASK_LOAD_DISPATCH_RS_DELAYED 0x02
UMASK_LOAD_DISPATCH_MOB 0x04
UMASK_LOAD_DISPATCH_ANY 0x07
EVENT_ARITH 0x14 PMC
UMASK_ARITH_CYCLES_DIV_BUSY 0x01
DEFAULT_OPTIONS_ARITH_NUM_DIV EVENT_OPTION_EDGE=1,EVENT_OPTION_INVERT=1,EVENT_OPTION_THRESHOLD=0x1
UMASK_ARITH_NUM_DIV 0x01
UMASK_ARITH_MUL 0x02
EVENT_INST_QUEUE 0x17 PMC
UMASK_INST_QUEUE_WRITES 0x01
EVENT_INST_DECODED 0x18 PMC
UMASK_INST_DECODED_DECO 0x01
EVENT_TWO_UPOS_INST 0x19 PMC
UMASK_TWO_UPOS_INST_DECODED 0x01
EVENT_INST_QUEUE_WRITE_CYCLES 0x1E PMC
UMASK_INST_QUEUE_WRITE_CYCLES 0x01
EVENT_LSD_OVERFLOW 0x20 PMC
UMASK_LSD_OVERFLOW 0x01
EVENT_L2_RQSTS 0x24 PMC
UMASK_L2_RQSTS_LD_HIT 0x01
UMASK_L2_RQSTS_LD_MISS 0x02
UMASK_L2_RQSTS_LOADS 0x03
UMASK_L2_RQSTS_RFO_HIT 0x04
UMASK_L2_RQSTS_RFO_MISS 0x08
UMASK_L2_RQSTS_RFOS 0x0C
UMASK_L2_RQSTS_IFETCH_HIT 0x10
UMASK_L2_RQSTS_IFETCH_MISS 0x20
UMASK_L2_RQSTS_IFETCHES 0x30
UMASK_L2_RQSTS_PREFETCH_HIT 0x40
UMASK_L2_RQSTS_PREFETCH_MISS 0x80
UMASK_L2_RQSTS_PREFETCHES 0xC0
UMASK_L2_RQSTS_MISS 0xAA
UMASK_L2_RQSTS_REFERENCES 0xFF
EVENT_L2_DATA_RQSTS 0x26 PMC
UMASK_L2_DATA_RQSTS_DEMAND_I_STATE 0x01
UMASK_L2_DATA_RQSTS_DEMAND_S_STATE 0x02
UMASK_L2_DATA_RQSTS_DEMAND_E_STATE 0x04
UMASK_L2_DATA_RQSTS_DEMAND_M_STATE 0x08
UMASK_L2_DATA_RQSTS_DEMAND_MESI 0x0F
UMASK_L2_DATA_RQSTS_DEMAND_PREFETCH_I_STATE 0x10
UMASK_L2_DATA_RQSTS_DEMAND_PREFETCH_S_STATE 0x20
UMASK_L2_DATA_RQSTS_DEMAND_PREFETCH_E_STATE 0x40
UMASK_L2_DATA_RQSTS_DEMAND_PREFETCH_M_STATE 0x80
UMASK_L2_DATA_RQSTS_DEMAND_PREFETCH_MESI 0xF0
UMASK_L2_DATA_RQSTS_DEMAND_ANY 0xFF
EVENT_L2_WRITE 0x27 PMC
UMASK_L2_WRITE_RFO_I_STATE 0x01
UMASK_L2_WRITE_RFO_S_STATE 0x02
UMASK_L2_WRITE_RFO_M_STATE 0x08
UMASK_L2_WRITE_RFO_HIT 0x0E
UMASK_L2_WRITE_RFO_MESI 0x0F
UMASK_L2_WRITE_LOCK_I_STATE 0x10
UMASK_L2_WRITE_LOCK_S_STATE 0x20
UMASK_L2_WRITE_LOCK_E_STATE 0x40
UMASK_L2_WRITE_LOCK_M_STATE 0x80
UMASK_L2_WRITE_LOCK_HIT 0xE0
UMASK_L2_WRITE_LOCK_MESI 0xF0
EVENT_L1D_WB_L2 0x28 PMC
UMASK_L1D_WB_L2_I_STATE 0x01
UMASK_L1D_WB_L2_S_STATE 0x02
UMASK_L1D_WB_L2_E_STATE 0x04
UMASK_L1D_WB_L2_M_STATE 0x08
UMASK_L1D_WB_L2_MESI 0x0F
EVENT_L3_LAT_CACHE 0x2E PMC
UMASK_L3_LAT_CACHE_REFERENCE 0x4F
UMASK_L3_LAT_CACHE_MISS 0x41
EVENT_CPU_CLOCK_UNHALTED 0x3C PMC
UMASK_CPU_CLOCK_UNHALTED_THREAD_P 0x00
DEFAULT_OPTIONS_CPU_CLOCK_UNHALTED_THREAD_P_ANY EVENT_OPTION_ANYTHREAD=1
UMASK_CPU_CLOCK_UNHALTED_THREAD_P_ANY 0x00
UMASK_CPU_CLOCK_UNHALTED_REF_P 0x01
DEFAULT_OPTIONS_CPU_CLOCK_UNHALTED_REF_XCLK_ANY EVENT_OPTION_ANYTHREAD=1
UMASK_CPU_CLOCK_UNHALTED_REF_XCLK_ANY 0x01
DEFAULT_OPTIONS_CPU_CLOCK_UNHALTED_TOTAL_CYCLES EVENT_OPTION_THRESHOLD=0x2,EVENT_OPTION_INVERT=0x1
UMASK_CPU_CLOCK_UNHALTED_TOTAL_CYCLES 0x00
EVENT_DTLB_MISSES 0x49 PMC
UMASK_DTLB_MISSES_ANY 0x01
UMASK_DTLB_MISSES_WALK_COMPLETED 0x02
UMASK_DTLB_MISSES_WALK_CYCLES 0x04
UMASK_DTLB_MISSES_STLB_HIT 0x10
UMASK_DTLB_MISSES_LARGE_WALK_COMPLETED 0x80
EVENT_LOAD_HIT_PRE 0x4C PMC
UMASK_LOAD_HIT_PRE 0x01
EVENT_L1D_PREFETCH 0x4E PMC
UMASK_L1D_PREFETCH_REQUESTS 0x01
UMASK_L1D_PREFETCH_MISS 0x02
UMASK_L1D_PREFETCH_TRIGGERS 0x04
EVENT_EPT 0x4F PMC
UMASK_EPT_WALK_CYCLES 0x10
EVENT_L1D 0x51 PMC0|PMC1
UMASK_L1D_REPL 0x01
UMASK_L1D_M_REPL 0x02
UMASK_L1D_M_EVICT 0x04
UMASK_L1D_M_SNOOP_EVICT 0x08
EVENT_L1D_CACHE_PREFETCH_LOCK_FB_HIT 0x52 PMC
UMASK_L1D_CACHE_PREFETCH_LOCK_FB_HIT 0x01
EVENT_L1D_CACHE_LOCK_FB_HIT 0x53 PMC
UMASK_L1D_CACHE_LOCK_FB_HIT 0x01
EVENT_OFFCORE_EVENTS_OUTSTANDING 0x60 PMC0
UMASK_OFFCORE_EVENTS_OUTSTANDING_DEMAND_READ_DATA 0x01
UMASK_OFFCORE_EVENTS_OUTSTANDING_DEMAND_READ_CODE 0x02
UMASK_OFFCORE_EVENTS_OUTSTANDING_DEMAND_RFO 0x04
UMASK_OFFCORE_EVENTS_OUTSTANDING_ANY_READ 0x08
EVENT_CACHE_LOCK 0x63 PMC0|PMC1
UMASK_CACHE_LOCK_CYCLES_L1D_L2 0x01
DEFAULT_OPTIONS_CACHE_LOCK_COUNT_L1D_L2 EVENT_OPTION_EDGE=1
UMASK_CACHE_LOCK_COUNT_L1D_L2 0x01
UMASK_CACHE_LOCK_CYCLES_L1D 0x02
DEFAULT_OPTIONS_CACHE_LOCK_COUNT_L1D EVENT_OPTION_EDGE=1
UMASK_CACHE_LOCK_COUNT_L1D 0x02
EVENT_IO_TRANSACTIONS 0x6C PMC
UMASK_IO_TRANSACTIONS 0x01
EVENT_L1I 0x80 PMC
UMASK_L1I_HITS 0x01
UMASK_L1I_MISSES 0x02
UMASK_L1I_READS 0x03
UMASK_L1I_CYCLES_STALLED 0x04
EVENT_LARGE_ITLB 0x82 PMC
UMASK_LARGE_ITLB_HIT 0x01
EVENT_ITLB_MISSES 0x85 PMC
UMASK_ITLB_MISSES_ANY 0x01
UMASK_ITLB_MISSES_WALK_COMPLETED 0x02
UMASK_ITLB_MISSES_WALK_CYCLES 0x04
UMASK_ITLB_MISSES_LARGE_WALK_COMPLETED 0x80
EVENT_ILD_STALL 0x87 PMC
UMASK_ILD_STALL_LCP 0x01
UMASK_ILD_STALL_MRU 0x02
UMASK_ILD_STALL_IQ_FULL 0x04
UMASK_ILD_STALL_REGEN 0x08
UMASK_ILD_STALL_ANY 0x0F
EVENT_BR_INST_EXEC 0x88 PMC
UMASK_BR_INST_EXEC_COND 0x01
UMASK_BR_INST_EXEC_DIRECT 0x02
UMASK_BR_INST_EXEC_INDIRECT_NON_CALL 0x04
UMASK_BR_INST_EXEC_NON_CALLS 0x07
UMASK_BR_INST_EXEC_RETURN_NEAR 0x08
UMASK_BR_INST_EXEC_DIRECT_NEAR_CALL 0x10
UMASK_BR_INST_EXEC_INDIRECT_NEAR_CALL 0x20
UMASK_BR_INST_EXEC_NEAR_CALLS 0x30
UMASK_BR_INST_EXEC_TAKEN 0x40
UMASK_BR_INST_EXEC_ANY 0x7F
EVENT_BR_MISP_EXEC 0x89 PMC
UMASK_BR_MISP_EXEC_COND 0x01
UMASK_BR_MISP_EXEC_DIRECT 0x02
UMASK_BR_MISP_EXEC_INDIRECT_NON_CALL 0x04
UMASK_BR_MISP_EXEC_NON_CALLS 0x07
UMASK_BR_MISP_EXEC_RETURN_NEAR 0x08
UMASK_BR_MISP_EXEC_DIRECT_NEAR_CALL 0x10
UMASK_BR_MISP_EXEC_INDIRECT_NEAR_CALL 0x20
UMASK_BR_MISP_EXEC_NEAR_CALLS 0x30
UMASK_BR_MISP_EXEC_TAKEN 0x40
UMASK_BR_MISP_EXEC_ANY 0x7F
EVENT_RESOURCE_STALLS 0xA2 PMC
UMASK_RESOURCE_STALLS_ANY 0x01
UMASK_RESOURCE_STALLS_LOAD 0x02
UMASK_RESOURCE_STALLS_RS_FULL 0x04
UMASK_RESOURCE_STALLS_STORE 0x08
UMASK_RESOURCE_STALLS_ROB_FULL 0x10
UMASK_RESOURCE_STALLS_FPCW 0x20
UMASK_RESOURCE_STALLS_MXCSR 0x40
UMASK_RESOURCE_STALLS_OTHER 0x80
EVENT_MACRO_INSTS_FUSIONS_DECODED 0xA6 PMC
UMASK_MACRO_INSTS_FUSIONS_DECODED 0x01
EVENT_BACLEAR_FORCE_IQ 0xA7 PMC
UMASK_BACLEAR_FORCE_IQ 0x01
EVENT_LSD 0xA8 PMC
UMASK_LSD_UOPS 0x01
UMASK_LSD_CYCLES 0x01 0xC1 0x01
EVENT_ITLB_FLUSH 0xAE PMC
UMASK_ITLB_FLUSH 0x01
EVENT_OFFCORE_REQUESTS 0xB0 PMC
UMASK_OFFCORE_REQUESTS_DEMAND_READ_DATA 0x01
UMASK_OFFCORE_REQUESTS_DEMAND_READ_CODE 0x02
UMASK_OFFCORE_REQUESTS_DEMAND_RFO 0x04
UMASK_OFFCORE_REQUESTS_ANY_READ 0x08
UMASK_OFFCORE_REQUESTS_ANY_RFO 0x10
UMASK_OFFCORE_REQUESTS_L1D_WRITEBACK 0x40
UMASK_OFFCORE_REQUESTS_ANY 0x80
EVENT_UOPS_EXECUTED 0xB1 PMC
UMASK_UOPS_EXECUTED_PORT0 0x01
UMASK_UOPS_EXECUTED_PORT1 0x02
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT2_CORE EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_PORT2_CORE 0x04
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT3_CORE EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_PORT3_CORE 0x08
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT4_CORE EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_PORT4_CORE 0x10
UMASK_UOPS_EXECUTED_PORT5 0x20
UMASK_UOPS_EXECUTED_PORT015 0x40
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT234_CORE EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_PORT234 0x80
UMASK_UOPS_EXECUTED_THREAD 0xC0
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_ACTIVE_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_CORE_ACTIVE_CYCLES 0x3F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_ACTIVE_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_EDGE=1
UMASK_UOPS_EXECUTED_CORE_ACTIVE_COUNT 0x3F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_CORE_STALL_CYCLES 0x3F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_STALL_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_INVERT=1,EVENT_OPTION_EDGE=1
UMASK_UOPS_EXECUTED_CORE_STALL_COUNT 0x3F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_ACTIVE_CYCLES_NO_PORT5 EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1
UMASK_UOPS_EXECUTED_CORE_ACTIVE_CYCLES_NO_PORT5 0x1F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_ACTIVE_COUNT_NO_PORT5 EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_EDGE=1
UMASK_UOPS_EXECUTED_CORE_ACTIVE_COUNT_NO_PORT5 0x1F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_STALL_CYCLES_NO_PORT5 EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_CORE_STALL_CYCLES_NO_PORT5 0x1F
DEFAULT_OPTIONS_UOPS_EXECUTED_CORE_STALL_COUNT_NO_PORT5 EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_EDGE=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_CORE_STALL_COUNT_NO_PORT5 0x1F
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT015_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_EXECUTED_PORT015_STALL_CYCLES 0x40
DEFAULT_OPTIONS_UOPS_EXECUTED_PORT015_STALL_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_ANYTHREAD=1,EVENT_OPTION_INVERT=1,EVENT_OPTION_EDGE=1
UMASK_UOPS_EXECUTED_PORT015_STALL_COUNT 0x40
EVENT_OFFCORE_REQUESTS_SQ_FULL 0xB2 PMC
UMASK_OFFCORE_REQUESTS_SQ_FULL 0x01
EVENT_SNOOPQ_REQUESTS_OUTSTANDING 0xB3 PMC0
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_DATA 0x01
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_DATA_NOT_EMPTY 0x01 0x41 0x01
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_INVALIDATE 0x02
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_INVALIDATE_NOT_EMPTY 0x02 0x41 0x01
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_CODE 0x04
UMASK_SNOOPQ_REQUESTS_OUTSTANDING_CODE_NOT_EMPTY 0x04 0x41 0x01
EVENT_SNOOPQ_REQUESTS 0xB4 PMC
UMASK_SNOOPQ_REQUESTS_CODE 0x01
UMASK_SNOOPQ_REQUESTS_DATA 0x02
UMASK_SNOOPQ_REQUESTS_INVALIDATE 0x03
EVENT_SNOOP_RESPONSE 0xB8 PMC
UMASK_SNOOP_RESPONSE_HIT 0x01
UMASK_SNOOP_RESPONSE_HITE 0x02
UMASK_SNOOP_RESPONSE_HITM 0x04
EVENT_INST_RETIRED 0xC0 PMC
UMASK_INST_RETIRED_ANY_P 0x01
UMASK_INST_RETIRED_X87 0x02
UMASK_INST_RETIRED_MMX 0x04
EVENT_UOPS_RETIRED 0xC2 PMC
UMASK_UOPS_RETIRED_ANY 0x01
UMASK_UOPS_RETIRED_RETIRE_SLOTS 0x02
UMASK_UOPS_RETIRED_MACRO_FUSED 0x04
DEFAULT_OPTIONS_UOPS_RETIRED_TOTAL_CYCLES EVENT_OPTION_THRESHOLD=0xF,EVENT_OPTION_INVERT=1
UMASK_UOPS_RETIRED_TOTAL_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_RETIRED_ACTIVE_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_RETIRED_ACTIVE_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_RETIRED_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_RETIRED_STALL_CYCLES 0x01
EVENT_MACHINE_CLEARS 0xC3 PMC
UMASK_MACHINE_CLEARS_CYCLES 0x01
UMASK_MACHINE_CLEARS_MEM_ORDER 0x02
UMASK_MACHINE_CLEARS_SMC 0x04
EVENT_BR_INST_RETIRED 0xC4 PMC
UMASK_BR_INST_RETIRED_CONDITIONAL 0x01
UMASK_BR_INST_RETIRED_NEAR_CALL 0x02
UMASK_BR_INST_RETIRED_ALL_BRANCHES 0x04
EVENT_BR_MISP_RETIRED 0xC5 PMC
UMASK_BR_MISP_RETIRED_ALL_BRANCHES 0x04
UMASK_BR_MISP_RETIRED_CONDITIONAL 0x01
UMASK_BR_MISP_RETIRED_NEAR_CALL 0x02
EVENT_SSEX_UOPS_RETIRED 0xC7 PMC
UMASK_SSEX_UOPS_RETIRED_PACKED_SINGLE 0x01
UMASK_SSEX_UOPS_RETIRED_SCALAR_SINGLE 0x02
UMASK_SSEX_UOPS_RETIRED_PACKED_DOUBLE 0x04
UMASK_SSEX_UOPS_RETIRED_SCALAR_DOUBLE 0x08
UMASK_SSEX_UOPS_RETIRED_VECTOR_INTEGER 0x10
EVENT_ITLB_MISS_RETIRED 0xC8 PMC
UMASK_ITLB_MISS_RETIRED 0x20
EVENT_MEM_LOAD_RETIRED 0xCB PMC
UMASK_MEM_LOAD_RETIRED_L1D_HIT 0x01
UMASK_MEM_LOAD_RETIRED_L2_HIT 0x02
UMASK_MEM_LOAD_RETIRED_L3_UNSHARED_HIT 0x04
UMASK_MEM_LOAD_RETIRED_OTHER_CORE_L2_HIT_HITM 0x08
UMASK_MEM_LOAD_RETIRED_L3_MISS 0x10
UMASK_MEM_LOAD_RETIRED_HIT_LFB 0x40
UMASK_MEM_LOAD_RETIRED_DTLB_MISS 0x80
EVENT_FP_MMX_TRANS_TO 0xCC PMC
UMASK_FP_MMX_TRANS_TO_FP 0x01
UMASK_FP_MMX_TRANS_TO_MMX 0x02
UMASK_FP_MMX_TRANS_TO_ANY 0x03
EVENT_MACRO_INSTS 0xD0 PMC
UMASK_MACRO_INSTS_DECODED 0x01
EVENT_UOPS_DECODED 0xD1 PMC
UMASK_UOPS_DECODED_ANY 0x01
DEFAULT_OPTIONS_UOPS_DECODED_ACTIVE_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_DECODED_ACTIVE_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_DECODED_ACTIVE_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=1
UMASK_UOPS_DECODED_ACTIVE_COUNT 0x01
DEFAULT_OPTIONS_UOPS_DECODED_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_DECODED_STALL_CYCLES 0x01
DEFAULT_OPTIONS_UOPS_DECODED_STALL_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_DECODED_STALL_COUNT 0x01
UMASK_UOPS_DECODED_MS 0x02
DEFAULT_OPTIONS_UOPS_DECODED_MS_ACTIVE_CYCLES EVENT_OPTION_THRESHOLD=0x1
UMASK_UOPS_DECODED_MS_ACTIVE_CYCLES 0x02
DEFAULT_OPTIONS_UOPS_DECODED_MS_ACTIVE_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=1
UMASK_UOPS_DECODED_MS_ACTIVE_COUNT 0x02
DEFAULT_OPTIONS_UOPS_DECODED_MS_STALL_CYCLES EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_INVERT=1
UMASK_UOPS_DECODED_MS_STALL_CYCLES 0x02
DEFAULT_OPTIONS_UOPS_DECODED_MS_STALL_COUNT EVENT_OPTION_THRESHOLD=0x1,EVENT_OPTION_EDGE=1,EVENT_OPTION_INVERT=1
UMASK_UOPS_DECODED_MS_STALL_COUNT 0x02
UMASK_UOPS_DECODED_ESP_FOLDING 0x04
UMASK_UOPS_DECODED_ESP_SYNC 0x08
EVENT_RAT_STALLS 0xD2 PMC
UMASK_RAT_STALLS_FLAGS 0x01
UMASK_RAT_STALLS_REGISTERS 0x02
UMASK_RAT_STALLS_ROB_READ_PORT 0x04
UMASK_RAT_STALLS_SCOREBOARD 0x08
UMASK_RAT_STALLS_ANY 0x0F
EVENT_SEG_RENAME_STALLS 0xD4 PMC
UMASK_SEG_RENAME_STALLS 0x01
EVENT_ES_SEG_RENAMES 0xD5 PMC
UMASK_ES_SEG_RENAMES 0x01
EVENT_UOP_UNFUSION 0xDB PMC
UMASK_UOP_UNFUSION 0x01
EVENT_BR_INST_DECODED 0xE0 PMC
UMASK_BR_INST_DECODED 0x01
EVENT_BPU_MISSED_CALL_RET 0xE5 PMC
UMASK_BPU_MISSED_CALL_RET 0x01
EVENT_BACLEAR 0xE6 PMC
UMASK_BACLEAR_CLEAR 0x01
UMASK_BACLEAR_BAD_TARGET 0x02
EVENT_BPU_CLEARS 0xE8 PMC
UMASK_BPU_CLEARS_EARLY 0x01
UMASK_BPU_CLEARS_LATE 0x02
EVENT_THREAD_ACTIVE 0xEC PMC
UMASK_THREAD_ACTIVE 0x01
EVENT_L2_TRANSACTIONS 0xF0 PMC
UMASK_L2_TRANSACTIONS_LOAD 0x01
UMASK_L2_TRANSACTIONS_RFO 0x02
UMASK_L2_TRANSACTIONS_IFETCH 0x04
UMASK_L2_TRANSACTIONS_PREFETCH 0x08
UMASK_L2_TRANSACTIONS_L1D_WB 0x10
UMASK_L2_TRANSACTIONS_L1D_FILL 0x20
UMASK_L2_TRANSACTIONS_L2_WB 0x40
UMASK_L2_TRANSACTIONS_ANY 0x80
EVENT_L2_LINES_IN 0xF1 PMC
UMASK_L2_LINES_IN_S_STATE 0x02
UMASK_L2_LINES_IN_E_STATE 0x04
UMASK_L2_LINES_IN_ANY 0x07
EVENT_L2_LINES_OUT 0xF2 PMC
UMASK_L2_LINES_OUT_DEMAND_CLEAN 0x01
UMASK_L2_LINES_OUT_DEMAND_DIRTY 0x02
UMASK_L2_LINES_OUT_PREFETCH_CLEAN 0x04
UMASK_L2_LINES_OUT_PREFETCH_DIRTY 0x08
UMASK_L2_LINES_OUT_CLEAN_ANY 0x05
UMASK_L2_LINES_OUT_DIRTY_ANY 0x0A
UMASK_L2_LINES_OUT_ANY 0x0F
EVENT_SQ_MISC 0xF4 PMC
UMASK_SQ_MISC_LRU_HINTS 0x04
UMASK_SQ_MISC_SPLIT_LOCK 0x10
EVENT_SQ_FULL_STALL_CYCLES 0xF6 PMC
UMASK_SQ_FULL_STALL_CYCLES 0x01
EVENT_FP_ASSIST 0xF7 PMC
UMASK_FP_ASSIST_ALL 0x01
UMASK_FP_ASSIST_OUTPUT 0x02
UMASK_FP_ASSIST_INPUT 0x04
EVENT_SIMD_INT_64 0xFD PMC
UMASK_SIMD_INT_64_PACKED_MPY 0x01
UMASK_SIMD_INT_64_PACKED_SHIFT 0x02
UMASK_SIMD_INT_64_PACK 0x04
UMASK_SIMD_INT_64_UNPACK 0x08
UMASK_SIMD_INT_64_PACKED_LOGICAL 0x10
UMASK_SIMD_INT_64_PACKED_ARITH 0x20
UMASK_SIMD_INT_64_SHUFFLE_MOVE 0x40
EVENT_OFFCORE_RESPONSE_0 0xB7 PMC
OPTIONS_OFFCORE_RESPONSE_0_OPTIONS EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_MATCH1_MASK
UMASK_OFFCORE_RESPONSE_0_OPTIONS 0x01 0xFF 0xFF
EVENT_OFFCORE_RESPONSE_1 0xBB PMC
OPTIONS_OFFCORE_RESPONSE_1_OPTIONS EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_MATCH1_MASK
UMASK_OFFCORE_RESPONSE_1_OPTIONS 0x01 0xFF 0xFF
EVENT_UNCORE_CLOCK 0x00 UPMCFIX
UMASK_UNCORE_CLOCK 0x00
EVENT_UNC_GQ_CYCLES_FULL 0x00 UPMC
UMASK_UNC_GQ_CYCLES_FULL_READ_TRACKER 0x01
UMASK_UNC_GQ_CYCLES_FULL_WRITE_TRACKER 0x02
UMASK_UNC_GQ_CYCLES_FULL_PEER_PROBE_TRACKER 0x04
EVENT_UNC_GQ_CYCLES_NOT_EMPTY 0x01 UPMC
UMASK_UNC_GQ_CYCLES_NOT_EMPTY_READ_TRACKER 0x01
UMASK_UNC_GQ_CYCLES_NOT_EMPTY_WRITE_TRACKER 0x02
UMASK_UNC_GQ_CYCLES_NOT_EMPTY_PEER_PROBE_TRACKER 0x04
EVENT_UNC_GQ_OCCUPANCY_READ_TRACKER 0x02 UPMC
UMASK_UNC_GQ_OCCUPANCY_READ_TRACKER 0x01
EVENT_UNC_GQ_ALLOC 0x03 UPMC
UMASK_UNC_GQ_ALLOC_READ_TRACKER 0x01
UMASK_UNC_GQ_ALLOC_RT_L3_MISS 0x02
UMASK_UNC_GQ_ALLOC_RT_TO_L3_RESP 0x04
UMASK_UNC_GQ_ALLOC_RT_TO_RTID_ACQUIRED 0x08
UMASK_UNC_GQ_ALLOC_WT_TO_RTID_ACQUIRED 0x10
UMASK_UNC_GQ_ALLOC_WRITE_TRACKER 0x20
UMASK_UNC_GQ_ALLOC_PEER_PROBE_TRACKER 0x40
EVENT_UNC_GQ_DATA_FROM 0x04 UPMC
UMASK_UNC_GQ_DATA_FROM_QPI 0x01
UMASK_UNC_GQ_DATA_FROM_QMC 0x02
UMASK_UNC_GQ_DATA_FROM_L3 0x04
UMASK_UNC_GQ_DATA_FROM_CORES_02 0x08
UMASK_UNC_GQ_DATA_FROM_CORES_13 0x10
EVENT_UNC_GQ_DATA_TO 0x05 UPMC
UMASK_UNC_GQ_DATA_TO_QPI_QMC 0x01
UMASK_UNC_GQ_DATA_TO_L3 0x02
UMASK_UNC_GQ_DATA_TO_CORES 0x04
EVENT_UNC_SNP_RESP_TO_LOCAL_HOME 0x06 UPMC
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_I_STATE 0x01
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_S_STATE 0x02
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_FWD_S_STATE 0x04
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_FWD_I_STATE 0x08
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_CONFLICT 0x10
UMASK_UNC_SNP_RESP_TO_LOCAL_HOME_WB 0x20
EVENT_UNC_SNP_RESP_TO_REMOTE_HOME 0x07 UPMC
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_I_STATE 0x01
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_S_STATE 0x02
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_FWD_S_STATE 0x04
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_FWD_I_STATE 0x08
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_CONFLICT 0x10
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_WB 0x20
UMASK_UNC_SNP_RESP_TO_REMOTE_HOME_HITM 0x24
EVENT_UNC_L3_HITS 0x08 UPMC
UMASK_UNC_L3_HITS_READ 0x01
UMASK_UNC_L3_HITS_WRITE 0x02
UMASK_UNC_L3_HITS_PROBE 0x04
UMASK_UNC_L3_HITS_ANY 0x03
EVENT_UNC_L3_MISS 0x09 UPMC
UMASK_UNC_L3_MISS_READ 0x01
UMASK_UNC_L3_MISS_WRITE 0x02
UMASK_UNC_L3_MISS_PROBE 0x04
UMASK_UNC_L3_MISS_ANY 0x03
EVENT_UNC_L3_LINES_IN 0x0A UPMC
UMASK_UNC_L3_LINES_IN_M_STATE 0x01
UMASK_UNC_L3_LINES_IN_E_STATE 0x02
UMASK_UNC_L3_LINES_IN_S_STATE 0x04
UMASK_UNC_L3_LINES_IN_F_STATE 0x08
UMASK_UNC_L3_LINES_IN_ANY 0x0F
EVENT_UNC_L3_LINES_OUT 0x0B UPMC
UMASK_UNC_L3_LINES_OUT_M_STATE 0x01
UMASK_UNC_L3_LINES_OUT_E_STATE 0x02
UMASK_UNC_L3_LINES_OUT_S_STATE 0x04
UMASK_UNC_L3_LINES_OUT_I_STATE 0x08
UMASK_UNC_L3_LINES_OUT_F_STATE 0x10
UMASK_UNC_L3_LINES_OUT_ANY 0x1F
EVENT_UNC_GQ_SNOOP 0x0C UPMC
UMASK_UNC_GQ_SNOOP_GOTO_S 0x01
UMASK_UNC_GQ_SNOOP_GOTO_I 0x02
EVENT_UNC_QHL_REQUESTS 0x20 UPMC
UMASK_UNC_QHL_REQUESTS_IOH_READS 0x01
UMASK_UNC_QHL_REQUESTS_IOH_WRITES 0x02
UMASK_UNC_QHL_REQUESTS_REMOTE_READS 0x04
UMASK_UNC_QHL_REQUESTS_REMOTE_WRITES 0x08
UMASK_UNC_QHL_REQUESTS_LOCAL_READS 0x10
UMASK_UNC_QHL_REQUESTS_LOCAL_WRITES 0x20
EVENT_UNC_QHL_CYCLES_FULL 0x21 UPMC
UMASK_UNC_QHL_CYCLES_FULL_IOH 0x01
UMASK_UNC_QHL_CYCLES_FULL_REMOTE 0x02
UMASK_UNC_QHL_CYCLES_FULL_LOCAL 0x04
EVENT_UNC_QHL_CYCLES_NOT_EMPTY 0x22 UPMC
UMASK_UNC_QHL_CYCLES_NOT_EMPTY_IOH 0x01
UMASK_UNC_QHL_CYCLES_NOT_EMPTY_REMOTE 0x02
UMASK_UNC_QHL_CYCLES_NOT_EMPTY_LOCAL 0x04
EVENT_UNC_QHL_OCCUPANCY 0x23 UPMC
UMASK_UNC_QHL_OCCUPANCY_IOH 0x01
UMASK_UNC_QHL_OCCUPANCY_REMOTE 0x02
UMASK_UNC_QHL_OCCUPANCY_LOCAL 0x04
EVENT_UNC_QHL_ADDRESS_CONFLICTS 0x24 UPMC
UMASK_UNC_QHL_ADDRESS_CONFLICTS_2WAY 0x02
UMASK_UNC_QHL_ADDRESS_CONFLICTS_3WAY 0x04
EVENT_UNC_QHL_CONFLICT_CYCLES 0x25 UPMC
UMASK_UNC_QHL_CONFLICT_CYCLES_IOH 0x01
UMASK_UNC_QHL_CONFLICT_CYCLES_REMOTE 0x02
UMASK_UNC_QHL_CONFLICT_CYCLES_LOCAL 0x04
EVENT_UNC_QHL_TO_QMC_BYPASS 0x26 UPMC
UMASK_UNC_QHL_TO_QMC_BYPASS 0x01
EVENT_UNC_QMC_ISOC_FULL 0x28 UPMC
UMASK_UNC_QMC_ISOC_FULL_READ_CH0 0x01
UMASK_UNC_QMC_ISOC_FULL_READ_CH1 0x02
UMASK_UNC_QMC_ISOC_FULL_READ_CH2 0x04
UMASK_UNC_QMC_ISOC_FULL_WRITE_CH0 0x08
UMASK_UNC_QMC_ISOC_FULL_WRITE_CH1 0x10
UMASK_UNC_QMC_ISOC_FULL_WRITE_CH2 0x20
EVENT_UNC_QMC_BUSY 0x29 UPMC
UMASK_UNC_QMC_BUSY_READ_CH0 0x01
UMASK_UNC_QMC_BUSY_READ_CH1 0x02
UMASK_UNC_QMC_BUSY_READ_CH2 0x04
UMASK_UNC_QMC_BUSY_WRITE_CH0 0x08
UMASK_UNC_QMC_BUSY_WRITE_CH1 0x10
UMASK_UNC_QMC_BUSY_WRITE_CH2 0x20
EVENT_UNC_QMC_OCCUPANCY 0x2A UPMC
UMASK_UNC_QMC_OCCUPANCY_CH0 0x01
UMASK_UNC_QMC_OCCUPANCY_CH1 0x02
UMASK_UNC_QMC_OCCUPANCY_CH2 0x04
UMASK_UNC_QMC_OCCUPANCY_ANY 0x07
EVENT_UNC_QMC_ISSOC 0x2B UPMC
UMASK_UNC_QMC_ISSOC_OCCUPANCY_CH0 0x01
UMASK_UNC_QMC_ISSOC_OCCUPANCY_CH1 0x02
UMASK_UNC_QMC_ISSOC_OCCUPANCY_CH2 0x04
UMASK_UNC_QMC_ISSOC_READS_ANY 0x07
EVENT_UNC_QMC_NORMAL_READS 0x2C UPMC
UMASK_UNC_QMC_NORMAL_READS_CH0 0x01
UMASK_UNC_QMC_NORMAL_READS_CH1 0x02
UMASK_UNC_QMC_NORMAL_READS_CH2 0x04
UMASK_UNC_QMC_NORMAL_READS_ANY 0x07
EVENT_UNC_QMC_HIGH_PRIORITY_READS 0x2D UPMC
UMASK_UNC_QMC_HIGH_PRIORITY_READS_CH0 0x01
UMASK_UNC_QMC_HIGH_PRIORITY_READS_CH1 0x02
UMASK_UNC_QMC_HIGH_PRIORITY_READS_CH2 0x04
UMASK_UNC_QMC_HIGH_PRIORITY_READS_ANY 0x07
EVENT_UNC_QMC_CRITICAL_PRIORITY_READS 0x2E UPMC
UMASK_UNC_QMC_CRITICAL_PRIORITY_READS_CH0 0x01
UMASK_UNC_QMC_CRITICAL_PRIORITY_READS_CH1 0x02
UMASK_UNC_QMC_CRITICAL_PRIORITY_READS_CH2 0x04
UMASK_UNC_QMC_CRITICAL_PRIORITY_READS_ANY 0x07
EVENT_UNC_QMC_WRITES 0x2F UPMC
UMASK_UNC_QMC_WRITES_FULL_CH0 0x01
UMASK_UNC_QMC_WRITES_FULL_CH1 0x02
UMASK_UNC_QMC_WRITES_FULL_CH2 0x04
UMASK_UNC_QMC_WRITES_FULL_ANY 0x07
UMASK_UNC_QMC_WRITES_PARTIAL_CH0 0x08
UMASK_UNC_QMC_WRITES_PARTIAL_CH1 0x10
UMASK_UNC_QMC_WRITES_PARTIAL_CH2 0x20
UMASK_UNC_QMC_WRITES_PARTIAL_ANY 0x38
EVENT_UNC_QMC_CANCEL 0x30 UPMC
UMASK_UNC_QMC_CANCEL_CH0 0x01
UMASK_UNC_QMC_CANCEL_CH1 0x02
UMASK_UNC_QMC_CANCEL_CH2 0x04
UMASK_UNC_QMC_CANCEL_ANY 0x07
EVENT_UNC_QMC_PRIORITY_UPDATES 0x31 UPMC
UMASK_UNC_QMC_PRIORITY_UPDATES_CH0 0x01
UMASK_UNC_QMC_PRIORITY_UPDATES_CH1 0x02
UMASK_UNC_QMC_PRIORITY_UPDATES_CH2 0x04
UMASK_UNC_QMC_PRIORITY_UPDATES_ANY 0x07
EVENT_UNC_IMC_RETRY 0x32 UPMC
UMASK_UNC_IMC_RETRY_CH0 0x01
UMASK_UNC_IMC_RETRY_CH1 0x02
UMASK_UNC_IMC_RETRY_CH2 0x04
UMASK_UNC_IMC_RETRY_ANY 0x07
EVENT_UNC_QHL_FRC_ACK_CNFLTS 0x33 UPMC
UMASK_UNC_QHL_FRC_ACK_CNFLTS_IOH 0x01
UMASK_UNC_QHL_FRC_ACK_CNFLTS_REMOTE 0x02
UMASK_UNC_QHL_FRC_ACK_CNFLTS_LOCAL 0x04
UMASK_UNC_QHL_FRC_ACK_CNFLTS_ANY 0x07
EVENT_UNC_QHL_SLEEPS 0x34 UPMC
UMASK_UNC_QHL_SLEEPS_IOH_ORDER 0x01
UMASK_UNC_QHL_SLEEPS_REMOTE_ORDER 0x02
UMASK_UNC_QHL_SLEEPS_LOCAL_ORDER 0x04
UMASK_UNC_QHL_SLEEPS_IOH_CONFLICT 0x08
UMASK_UNC_QHL_SLEEPS_REMOTE_CONFLICT 0x10
UMASK_UNC_QHL_SLEEPS_LOCAL_CONFLICT 0x20
EVENT_UNC_ADDR_OPCODE_MATCH_AND 0x35 UPMC
OPTIONS_UNC_ADDR_OPCODE_MATCH_AND_IOH EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_AND_IOH 0x01 0x02 0x0
OPTIONS_UNC_ADDR_OPCODE_MATCH_AND_REMOTE EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_AND_REMOTE 0x02 0x02 0x0
OPTIONS_UNC_ADDR_OPCODE_MATCH_AND_LOCAL EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_AND_LOCAL 0x04 0x02 0x0
EVENT_UNC_ADDR_OPCODE_MATCH_OR 0x35 UPMC
OPTIONS_UNC_ADDR_OPCODE_MATCH_OR_IOH EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_OR_IOH 0x01 0x0C 0x0
OPTIONS_UNC_ADDR_OPCODE_MATCH_OR_REMOTE EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_OR_REMOTE 0x02 0x0C 0x0
OPTIONS_UNC_ADDR_OPCODE_MATCH_OR_LOCAL EVENT_OPTION_MATCH0_MASK|EVENT_OPTION_OPCODE_MASK
UMASK_UNC_ADDR_OPCODE_MATCH_OR_LOCAL 0x04 0x0C 0x0
EVENT_UNC_ADDR_OPCODE_MATCH_RSPFWDS 0x35 UPMC
UMASK_UNC_ADDR_OPCODE_MATCH_RSPFWDS_IOH 0x01 0x04 0x1A
UMASK_UNC_ADDR_OPCODE_MATCH_RSPFWDS_REMOTE 0x02 0x04 0x1A
UMASK_UNC_ADDR_OPCODE_MATCH_RSPFWDS_LOCAL 0x04 0x04 0x1A
EVENT_UNC_ADDR_OPCODE_MATCH_RSPIWB 0x35 UPMC
UMASK_UNC_ADDR_OPCODE_MATCH_RSPIWB_IOH 0x01 0x04 0x1D
UMASK_UNC_ADDR_OPCODE_MATCH_RSPIWB_REMOTE 0x02 0x04 0x1D
UMASK_UNC_ADDR_OPCODE_MATCH_RSPIWB_LOCAL 0x04 0x04 0x1D
EVENT_UNC_QPI_TX_STALLED_SINGLE_FLIT 0x40 UPMC
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_HOME_LINK_0 0x01
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_SNOOP_LINK_0 0x02
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_NDR_LINK_0 0x04
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_HOME_LINK_1 0x08
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_SNOOP_LINK_1 0x10
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_NDR_LINK_1 0x20
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_LINK_0 0x07
UMASK_UNC_QPI_TX_STALLED_SINGLE_FLIT_LINK_1 0x38
EVENT_UNC_QPI_TX_STALLED_MULTI_FLIT 0x41 UPMC
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_DRS_LINK_0 0x01
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_NCB_LINK_0 0x02
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_NCS_LINK_0 0x04
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_DRS_LINK_1 0x08
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_NCB_LINK_1 0x10
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_NCS_LINK_1 0x20
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_LINK_0 0x07
UMASK_UNC_QPI_TX_STALLED_MULTI_FLIT_LINK_1 0x38
EVENT_UNC_QPI_TX_HEADER 0x42 UPMC
UMASK_UNC_QPI_TX_HEADER_FULL_LINK_0 0x01
UMASK_UNC_QPI_TX_HEADER_BUSY_LINK_0 0x02
UMASK_UNC_QPI_TX_HEADER_FULL_LINK_1 0x04
UMASK_UNC_QPI_TX_HEADER_BUSY_LINK_1 0x08
EVENT_UNC_QPI_RX_NO_PPT_CREDIT 0x43 UPMC
UMASK_UNC_QPI_RX_NO_PPT_CREDIT_STALLS_LINK_0 0x01
UMASK_UNC_QPI_RX_NO_PPT_CREDIT_STALLS_LINK_1 0x02
EVENT_UNC_DRAM_OPEN 0x60 UPMC
UMASK_UNC_DRAM_OPEN_CH0 0x01
UMASK_UNC_DRAM_OPEN_CH1 0x02
UMASK_UNC_DRAM_OPEN_CH2 0x04
EVENT_UNC_DRAM_PAGE_CLOSE 0x61 UPMC
UMASK_UNC_DRAM_PAGE_CLOSE_CH0 0x01
UMASK_UNC_DRAM_PAGE_CLOSE_CH1 0x02
UMASK_UNC_DRAM_PAGE_CLOSE_CH2 0x04
EVENT_UNC_DRAM_PAGE_MISS 0x62 UPMC
UMASK_UNC_DRAM_PAGE_MISS_CH0 0x01
UMASK_UNC_DRAM_PAGE_MISS_CH1 0x02
UMASK_UNC_DRAM_PAGE_MISS_CH2 0x04
EVENT_UNC_DRAM_READ_CAS 0x63 UPMC
UMASK_UNC_DRAM_READ_CAS_CH0 0x01
UMASK_UNC_DRAM_READ_CAS_AUTOPRE_CH0 0x02
UMASK_UNC_DRAM_READ_CAS_CH1 0x04
UMASK_UNC_DRAM_READ_CAS_AUTOPRE_CH1 0x08
UMASK_UNC_DRAM_READ_CAS_CH2 0x10
UMASK_UNC_DRAM_READ_CAS_AUTOPRE_CH2 0x20
EVENT_UNC_DRAM_WRITE_CAS 0x64 UPMC
UMASK_UNC_DRAM_WRITE_CAS_CH0 0x01
UMASK_UNC_DRAM_WRITE_CAS_AUTOPRE_CH0 0x02
UMASK_UNC_DRAM_WRITE_CAS_CH1 0x04
UMASK_UNC_DRAM_WRITE_CAS_AUTOPRE_CH1 0x08
UMASK_UNC_DRAM_WRITE_CAS_CH2 0x10
UMASK_UNC_DRAM_WRITE_CAS_AUTOPRE_CH2 0x20
EVENT_UNC_DRAM_REFRESH 0x65 UPMC
UMASK_UNC_DRAM_REFRESH_CH0 0x01
UMASK_UNC_DRAM_REFRESH_CH1 0x02
UMASK_UNC_DRAM_REFRESH_CH2 0x04
EVENT_UNC_DRAM_PRE_ALL 0x66 UPMC
UMASK_UNC_DRAM_PRE_ALL_CH0 0x01
UMASK_UNC_DRAM_PRE_ALL_CH1 0x02
UMASK_UNC_DRAM_PRE_ALL_CH2 0x04
EVENT_UNC_DRAM_THERMAL_THROTTLED 0x67 UPMC
UMASK_UNC_DRAM_THERMAL_THROTTLED 0x01
EVENT_UNC_THERMAL_THROTTLING_TEMP 0x80 UPMC
UMASK_UNC_THERMAL_THROTTLING_TEMP_CORE_0 0x01
UMASK_UNC_THERMAL_THROTTLING_TEMP_CORE_1 0x02
UMASK_UNC_THERMAL_THROTTLING_TEMP_CORE_2 0x04
UMASK_UNC_THERMAL_THROTTLING_TEMP_CORE_3 0x08
EVENT_UNC_THERMAL_THROTTLED_TEMP 0x81 UPMC
UMASK_UNC_THERMAL_THROTTLED_TEMP_CORE_0 0x01
UMASK_UNC_THERMAL_THROTTLED_TEMP_CORE_1 0x02
UMASK_UNC_THERMAL_THROTTLED_TEMP_CORE_2 0x04
UMASK_UNC_THERMAL_THROTTLED_TEMP_CORE_3 0x08
EVENT_UNC_PROCHOT_ASSERTION 0x82 UPMC
UMASK_UNC_PROCHOT_ASSERTION 0x01
EVENT_UNC_THERMAL_THROTTLING_PROCHOT 0x83 UPMC
UMASK_UNC_THERMAL_THROTTLING_PROCHOT_CORE_0 0x01
UMASK_UNC_THERMAL_THROTTLING_PROCHOT_CORE_1 0x02
UMASK_UNC_THERMAL_THROTTLING_PROCHOT_CORE_2 0x04
UMASK_UNC_THERMAL_THROTTLING_PROCHOT_CORE_3 0x08
EVENT_UNC_TURBO_MODE 0x84 UPMC
UMASK_UNC_TURBO_MODE_CORE_0 0x01
UMASK_UNC_TURBO_MODE_CORE_1 0x02
UMASK_UNC_TURBO_MODE_CORE_2 0x04
UMASK_UNC_TURBO_MODE_CORE_3 0x08
EVENT_UNC_CYCLES_UNHALTED_L3_FLL_ENABLE 0x85 UPMC
UMASK_UNC_CYCLES_UNHALTED_L3_FLL_ENABLE 0x02
EVENT_UNC_CYCLES_UNHALTED_L3_FLL_DISABLE 0x86 UPMC
UMASK_UNC_CYCLES_UNHALTED_L3_FLL_DISABLE 0x01