{"payload":{"header_redesign_enabled":false,"results":[{"id":"355666386","archived":false,"color":"#555555","followers":10,"has_funding_file":false,"hl_name":"rolandbernard/kleine-riscv","hl_trunc_description":"A small and simple rv32i core written in Verilog","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":355666386,"name":"kleine-riscv","owner_id":18496639,"owner_login":"rolandbernard","updated_at":"2022-07-29T19:13:32.395Z","has_issues":true}},"sponsorable":false,"topics":["verilog","risc-v","rv32i","riscv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arolandbernard%252Fkleine-riscv%2B%2Blanguage%253AC","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/rolandbernard/kleine-riscv/star":{"post":"oYc4ec74sW5h7z2TaCKnTn1T5XDw7EPAXMFv9RFKnL0zzm1fjPnq3AkBqND9TKZgtKzfK1YDFxkmrEhH8w_tqQ"},"/rolandbernard/kleine-riscv/unstar":{"post":"eYiM-_k6SdUn2qXE7iZqLgRENUOIHM4WVI-i0kt7Pr4_zLGQTqbXkE375f6T8-Hd7wCQ2JtU9ICAuTxBt-bOaw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"3gERzkZdjeEmnY9jklCc140xCF-Zmrh1dwqwNUpOVeLcHyGveBRwN-g_OS5x4gZ_6ea0GeO2dpDzPK6ImHJ_oA"}}},"title":"Repository search results"}