{"payload":{"header_redesign_enabled":false,"results":[{"id":"261005281","archived":false,"color":"#b2b7f8","followers":127,"has_funding_file":true,"hl_name":"riscv-steel/riscv-steel","hl_trunc_description":"Free collection of hardware modules written in Verilog for FPGAs and embedded systems. ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":261005281,"name":"riscv-steel","owner_id":133501827,"owner_login":"riscv-steel","updated_at":"2024-07-08T04:56:33.873Z","has_issues":true}},"sponsorable":true,"topics":["microcontroller","cpu","gpio","core","processor","riscv","spi","uart","mcu","steel","risc-v","rv32i","system-on-chip","zicsr"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":103,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ariscv-steel%252Friscv-steel%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/riscv-steel/riscv-steel/star":{"post":"HXE8Vl3dIpYjYvsh8NSYguhH0HMpWuN-CMyCC-okcD8fB3wRU5r3ZNAMv37Yuc2QNIusKIbzBaQv8CP1p6IEtw"},"/riscv-steel/riscv-steel/unstar":{"post":"ItJb6nz1tUrf-0hwT7_2oVvu25Ar1CpEGyl2mcPeqKO161UHNrY5V_jE-Xtbox8FYvRf7axaR_ztIi8YHyGgeQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"BKrjnXnBiDDW9SXQCjQQrju7UeMCBLprLN0TdVw12gHKouEUSAXkSNozgKUK7pK0KSLBJhSOqyE84uwHKkFoZA"}}},"title":"Repository search results"}