{"payload":{"header_redesign_enabled":false,"results":[{"id":"133571498","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"rhthomas/fpga","hl_trunc_description":"Experimenting with FPGA open-source toolchains.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":133571498,"name":"fpga","owner_id":15803147,"owner_login":"rhthomas","updated_at":"2019-03-28T16:18:16.394Z","has_issues":true}},"sponsorable":false,"topics":["fpga","icestorm","lattice","apio","icestick"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arhthomas%252Ffpga%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/rhthomas/fpga/star":{"post":"qioUQvP66s61q6hEiFN6Skd72LVnT8-easoV2-eS_VJWsqUZ-F_4ichs7dOgKOgPFM3VOFcbacPtaTxwLy4oeg"},"/rhthomas/fpga/unstar":{"post":"E_O9dfXBacWUattKRRS6BQjH0N2jQrQibqmn1J2vyNgs6C7LfVHMvPqt9UkDkjx_NN45xy8Ex3LByBbYUGwsZw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mnCnhWs1KeuL7oIuahUvO3M_KjO_SVY0AzDvU3vadJZmCnh7L5PORCNSm8SdlzuqJ5ItWx8zbWifmBD5bN0JsQ"}}},"title":"Repository search results"}