You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Hi, first, thanks for presenting such a nice paper!
After reading your paper, I still can't understand the Siamese architecture. As circled out in the figure above, the input2 branch has the maxpooling and upsampling layers between the encoder and decoder, why doesn't the input1 branch have? Have you tested the performance of the architecture whose input1 branch has the maxpooling and upsampling layers?
The text was updated successfully, but these errors were encountered:
Hi, first, thanks for presenting such a nice paper!
After reading your paper, I still can't understand the Siamese architecture. As circled out in the figure above, the input2 branch has the maxpooling and upsampling layers between the encoder and decoder, why doesn't the input1 branch have? Have you tested the performance of the architecture whose input1 branch has the maxpooling and upsampling layers?
The text was updated successfully, but these errors were encountered: