{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":802840736,"defaultBranch":"main","name":"Verilog-testeBench","ownerLogin":"pedro31415","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2024-05-19T12:13:23.000Z","ownerAvatar":"https://github.com/avatars/u/126289705?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1716120957.0","currentOid":""},"activityList":{"items":[{"before":"000a9b392153b7ef43b221f8224b47e61e983a91","after":"2c748af0770d3ea8634fb0c9658126662a71d3cf","ref":"refs/heads/main","pushedAt":"2024-05-23T17:39:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"tirando um erro no timescale","shortMessageHtmlLink":"tirando um erro no timescale"}},{"before":"81e68a36e09e29eaafd01dabc178ca01b25fbe66","after":"000a9b392153b7ef43b221f8224b47e61e983a91","ref":"refs/heads/main","pushedAt":"2024-05-23T17:08:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"Formas de onda no ModelSim","shortMessageHtmlLink":"Formas de onda no ModelSim"}},{"before":"3fb09c93bb9e7c053f26be5958bc7925783b1de2","after":"81e68a36e09e29eaafd01dabc178ca01b25fbe66","ref":"refs/heads/main","pushedAt":"2024-05-23T17:07:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"module testador de portas logicas","shortMessageHtmlLink":"module testador de portas logicas"}},{"before":"720f7c62f2176607b432fbbc93d12198dd94c527","after":"3fb09c93bb9e7c053f26be5958bc7925783b1de2","ref":"refs/heads/main","pushedAt":"2024-05-23T17:05:47.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"Merge branch 'main' of https://github.com/pedro31415/Verilog-testeBench","shortMessageHtmlLink":"Merge branch 'main' of <a href=\"https://github.com/pedro31415/Verilog-testeBench\">https://github.com/pedro31415/Verilog-testeBench</a>"}},{"before":"a63d435a52efd97831bc7e1c222a532781f457f2","after":"720f7c62f2176607b432fbbc93d12198dd94c527","ref":"refs/heads/main","pushedAt":"2024-05-19T17:35:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"Create README.md\n\nReadme para o aprendizado do verilog e suas funcionalidades.","shortMessageHtmlLink":"Create README.md"}},{"before":"0fc382318d82d7fe1187ca7f8da6043d7e5d2beb","after":"a63d435a52efd97831bc7e1c222a532781f457f2","ref":"refs/heads/main","pushedAt":"2024-05-19T12:16:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"module teste","shortMessageHtmlLink":"module teste"}},{"before":null,"after":"0fc382318d82d7fe1187ca7f8da6043d7e5d2beb","ref":"refs/heads/main","pushedAt":"2024-05-19T12:15:57.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pedro31415","name":"Pedro Henrique Araujo Cardoso","path":"/pedro31415","primaryAvatarUrl":"https://github.com/avatars/u/126289705?s=80&v=4"},"commit":{"message":"module raiz","shortMessageHtmlLink":"module raiz"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEUkxZnwA","startCursor":null,"endCursor":null}},"title":"Activity · pedro31415/Verilog-testeBench"}