{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"hVHDL_memory_library","owner":"hVHDL","isFork":false,"description":"Memory library written in VHDL for synthesis","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-16T15:52:24.963Z"}},{"type":"Public","name":"hVHDL_microprogam_processor","owner":"hVHDL","isFork":false,"description":"VHDL module for running operations from memory with the software also written in vhdl","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-16T06:08:27.725Z"}},{"type":"Public","name":"hVHDL_floating_point","owner":"hVHDL","isFork":false,"description":"high level VHDL floating point library for synthesis in fpga","allTopics":["vhdl","floating-point","fpga"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-15T10:18:12.967Z"}},{"type":"Public","name":"hVHDL_fpga_interconnect","owner":"hVHDL","isFork":false,"description":"interconnecting bus written in VHDL for accessing data in FPGA modules","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-28T02:48:43.197Z"}},{"type":"Public","name":"hVHDL_example_project","owner":"hVHDL","isFork":false,"description":"An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":21,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-26T05:26:35.455Z"}},{"type":"Public","name":"hVHDL_fixed_point","owner":"hVHDL","isFork":false,"description":"VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.","allTopics":["vhdl","fixed-point"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":20,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-13T05:08:51.310Z"}},{"type":"Public","name":"hVHDL_uart","owner":"hVHDL","isFork":false,"description":"VHDL library for uart with abstracted interface for easy application.","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-09T16:44:31.057Z"}},{"type":"Public","name":"hVHDL_dynamic_model_verification_library","owner":"hVHDL","isFork":false,"description":"Synthesizable VHDL models for HiL Simulation","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-06T04:38:17.288Z"}},{"type":"Public","name":"hVHDL","owner":"hVHDL","isFork":false,"description":"documentation pages for High Level Synthesizable VHDL (hVHDL) libraries","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-04T08:24:45.791Z"}},{"type":"Public","name":"hVHDL_gigabit_ethernet","owner":"hVHDL","isFork":false,"description":"VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-01T06:10:26.204Z"}},{"type":"Public","name":"hVHDL_analog_to_digital_drivers","owner":"hVHDL","isFork":false,"description":"Analog to digital drivers for Sigma Delta Modulators with high level interfaces","allTopics":["sigma-delta-modulation","analog-to-digital-converter"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-08T10:45:32.235Z"}},{"type":"Public","name":".github","owner":"hVHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-29T16:29:49.316Z"}}],"repositoryCount":12,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"hVHDL repositories"}