{"payload":{"header_redesign_enabled":false,"results":[{"id":"827698150","archived":false,"color":"#DAE1C2","followers":3,"has_funding_file":false,"hl_name":"mohasnik/Network-On-Chip","hl_trunc_description":"RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":827698150,"name":"Network-On-Chip","owner_id":82777963,"owner_login":"mohasnik","updated_at":"2024-07-12T09:11:03.527Z","has_issues":true}},"sponsorable":false,"topics":["verilog","systemverilog","verilog-hdl","system-design","network-on-chip","rtl-tests","rtl-de"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amohasnik%252FNetwork-On-Chip%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/mohasnik/Network-On-Chip/star":{"post":"Exq9ORbtw1QWVzZsvkVVt-kZOMmH_BJcpncKWzfYsLXnEE4_rs-ppKOaVY2NiSvhdkm490NB5PeV7on7zdfxnw"},"/mohasnik/Network-On-Chip/unstar":{"post":"bfKAXtO8wO9N4QOSg_zHjw6gWHuzcHu-gf7Is8h_g3FCgo1SXUoxtPIyg93F3aiWqBxG3p-kxnbbgssxqJRNdw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ec9dCrSlmfrcfrIZQXDRGpvAGbiWwE33BOEimpLiNkTgbZXoDGd2yg7dHEhEtrHI-QifYQPm5XKBKZmhC6zkEg"}}},"title":"Repository search results"}