{"payload":{"header_redesign_enabled":false,"results":[{"id":"294113836","archived":false,"color":"#555555","followers":16,"has_funding_file":false,"hl_name":"kuby1412/RISC-V-MYTH-Workshop","hl_trunc_description":"This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":294113836,"name":"RISC-V-MYTH-Workshop","owner_id":53050664,"owner_login":"kuby1412","updated_at":"2020-09-23T14:37:58.758Z","has_issues":true}},"sponsorable":false,"topics":["cpu","pipelines","riscv","rtl","verilog","microprocessors","microarchitecture","rv32i","tl-verilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":138,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Akuby1412%252FRISC-V-MYTH-Workshop%2B%2Blanguage%253AC","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/kuby1412/RISC-V-MYTH-Workshop/star":{"post":"3OShTlEDTtb2uzQ9olcrL31aodXryS9G-wp_I1XTmNF-w2gzlz6SkTzmwOMB2PelYg5KrgUHU-LejmlsRZpefA"},"/kuby1412/RISC-V-MYTH-Workshop/unstar":{"post":"uwEVNgimbqTW5GxPBI7jlxbOUtAH8IXNs5YbjBEvYQa-K6iaknmWepg8I8RBYaBT3YoyNheaIZKgSF3tACMJWg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Eu9xybTj-o1yMj3ZDn4sGK1k1qWLZ8ku-OBOd8N0L1aeTUZ70JdQd64NX-B-BAOWMPJN3Aa1KOASAe3DfmM0Ng"}}},"title":"Repository search results"}