{"payload":{"header_redesign_enabled":false,"results":[{"id":"262556502","archived":false,"color":"#b2b7f8","followers":4,"has_funding_file":false,"hl_name":"kal102/MPU","hl_trunc_description":"HDL project of Matrix Processing Unit for FPGA devices.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":262556502,"name":"MPU","owner_id":62468181,"owner_login":"kal102","updated_at":"2020-09-02T16:45:45.228Z","has_issues":true}},"sponsorable":false,"topics":["simulation","mpu","hdl","quartus","fpga-devices"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Akal102%252FMPU%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/kal102/MPU/star":{"post":"ZKQ1nuPTcg0HjtkOYKtEgpcS9gSQVAvyWMPnJbvZ6NCzClyx59wz82t9fsomIkM3izv08YonfHG71xBnVLWGAQ"},"/kal102/MPU/unstar":{"post":"6EsyqigdC95AQhRDx4UEvP4eKwKcZXloUOg_l_FkP3mx1OARDVpzB1uW98TONFBdg1KpOwUUAwrC9WwojP1VUg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"HVbDb1deCnaWLeWA0I078MVtsRKfOwbEcmTxdJzBgKSphgv7p168yhJ9b1hxf_r-GtvMPic1xnI13cSyDUYgrw"}}},"title":"Repository search results"}