{"payload":{"header_redesign_enabled":false,"results":[{"id":"70018711","archived":false,"color":"#DAE1C2","followers":1110,"has_funding_file":false,"hl_name":"itsfrank/MinecraftHDL","hl_trunc_description":"A Verilog synthesis flow for Minecraft redstone circuits","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":70018711,"name":"MinecraftHDL","owner_id":7297152,"owner_login":"itsfrank","updated_at":"2020-11-25T20:09:40.869Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aitsfrank%252FMinecraftHDL%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/itsfrank/MinecraftHDL/star":{"post":"m-0O672iK_Z2L-oYDLvse0F1mmM1Gdcih3AeNzXB7KcigE47CtivXXToqMve82P5p8l0g3TnUCDT4J4VrzwPPw"},"/itsfrank/MinecraftHDL/unstar":{"post":"0kfFl_S7l7iAXjj0pF9Fsc_e_wRGErmuLewReogfi21mXsPQ0GRAZB5z7m3AtMPxKrkcBb2kTPzr6Q-hKMqP6g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"PMO9A6n1ytlAcnpox-iuOtHDgHU6R1aXR2Y_LUaOxrZYWwAPYuy-WxSPQf3yhJhHneioEzcMJkRc9Dds4BDuAg"}}},"title":"Repository search results"}