{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":105299467,"defaultBranch":"master","name":"intel-graphics-compiler","ownerLogin":"intel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2017-09-29T17:27:54.000Z","ownerAvatar":"https://github.com/avatars/u/17888862?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1725894250.0","currentOid":""},"activityList":{"items":[{"before":"03be8219403e2d575199bb01ea413a1b5ccf2990","after":"2b94d63fc03ff5b9baefff0695298b394b6a12fd","ref":"refs/heads/master","pushedAt":"2024-09-09T19:08:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Clean dirty cache lines for release fence\n\n.","shortMessageHtmlLink":" Clean dirty cache lines for release fence"}},{"before":"5bb0f8e57e5b8b45d05937101f9753c0e0cf3f9a","after":"03be8219403e2d575199bb01ea413a1b5ccf2990","ref":"refs/heads/master","pushedAt":"2024-09-09T18:10:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Remove deadcode, null checks, use llvm:cast\n\nAddresses issues found by Coverity.","shortMessageHtmlLink":" Remove deadcode, null checks, use llvm:cast"}},{"before":"8338901dbf0849239fb2e23408950743b4683fcf","after":"5bb0f8e57e5b8b45d05937101f9753c0e0cf3f9a","ref":"refs/heads/master","pushedAt":"2024-09-09T17:09:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Reduce usage of pointer element types (24).\n\nThis change replaces calls to getNonOpaquePtrEltTy with element type\ninformation got through other means. This change is part of the effort\nto support opaque pointers in newer LLVM versions.","shortMessageHtmlLink":" Reduce usage of pointer element types (24)."}},{"before":"8723ba3f1dbc5d014b09d90b0f355f0c0735be19","after":"8338901dbf0849239fb2e23408950743b4683fcf","ref":"refs/heads/master","pushedAt":"2024-09-09T16:14:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Ensure loop sinking of inttoptr instructions\n\nSink inttoptr and other instructions that should always be sinked into\nthe loop, also when they don't immediately reduce pressure, to enable\nfurther optimizations.","shortMessageHtmlLink":" Ensure loop sinking of inttoptr instructions"}},{"before":"075ee655d38e65d42c2a279ebb3c220cb1bfce79","after":"34c10c54f20987155805387c3b825bc51054bab5","ref":"refs/heads/releases/igc-1.0.17537","pushedAt":"2024-09-09T15:04:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":" Ensure loop sinking of inttoptr instructions\n\nSink inttoptr and other instructions that should always be sinked into\nthe loop, also when they don't immediately reduce pressure, to enable\nfurther optimizations.\n\n(cherry picked from commit 8338901dbf0849239fb2e23408950743b4683fcf)","shortMessageHtmlLink":" Ensure loop sinking of inttoptr instructions"}},{"before":"e43510019d3f35619af780718805775f8017552e","after":"544a2f20673c4a09d51c703592b2266bd8eb3a02","ref":"refs/heads/releases/igc-1.0.17384","pushedAt":"2024-09-09T15:02:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":" Ensure loop sinking of inttoptr instructions\n\nSink inttoptr and other instructions that should always be sinked into\nthe loop, also when they don't immediately reduce pressure, to enable\nfurther optimizations.\n\n(cherry picked from commit 8338901dbf0849239fb2e23408950743b4683fcf)","shortMessageHtmlLink":" Ensure loop sinking of inttoptr instructions"}},{"before":"835c71e79f8f8ad79fecbb9c026708a47eb70007","after":"075ee655d38e65d42c2a279ebb3c220cb1bfce79","ref":"refs/heads/releases/igc-1.0.17537","pushedAt":"2024-09-09T12:35:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":"Update load store commands syntax correctly while reading and writing SLM in XEHPG\n\nUpdate load store commands syntax correctly while reading and writing SLM in XEHPG\n\n(cherry picked from commit 20b68c9c28a84bdae461d901c74a6114442a84bf)","shortMessageHtmlLink":"Update load store commands syntax correctly while reading and writing…"}},{"before":"b8ab96a6eb7adbeb83da8d51806be85da7ede461","after":"e43510019d3f35619af780718805775f8017552e","ref":"refs/heads/releases/igc-1.0.17384","pushedAt":"2024-09-09T12:35:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":"Update load store commands syntax correctly while reading and writing SLM in XEHPG\n\nUpdate load store commands syntax correctly while reading and writing SLM in XEHPG\n\n(cherry picked from commit 20b68c9c28a84bdae461d901c74a6114442a84bf)","shortMessageHtmlLink":"Update load store commands syntax correctly while reading and writing…"}},{"before":"5a19d4329f5daca9584295f3f965c1c63ee7a0bb","after":"8723ba3f1dbc5d014b09d90b0f355f0c0735be19","ref":"refs/heads/master","pushedAt":"2024-09-09T12:12:59.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Move HtoFp optimization to unsafe.\n\nTruncate float to half -> add/multiply add -> extend half to float,\nskips the truncation and extension instructions, performing calculations\non floats directly.\nThis optimization is now unsafe and should only be used with the\nfast, reassoc, or afn attributes.","shortMessageHtmlLink":" Move HtoFp optimization to unsafe."}},{"before":"5639d3ff43b3988b202d2a5bb8d1404745519d19","after":"835c71e79f8f8ad79fecbb9c026708a47eb70007","ref":"refs/heads/releases/igc-1.0.17537","pushedAt":"2024-09-09T10:35:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":" AlignmentAnalysis: set correct dst alignment for memcpy from\nglobal constant\n\nIf memcpy source is zeroinitialized constant global, memcpy is\nequivalent to memset to zero. In this case alignment can be set based\nonly on destination.\n\nThis change also removes early run of LLVM's MemCpy Optimization pass\nwhen Khronos SPIR-V translator is used, as there is no longer need to\nchange memcpy to memsets before AlignmentAnalysis.\n\n(cherry picked from commit 10bc14989971c2b6940678d7e54c0f88d8978c68)","shortMessageHtmlLink":" AlignmentAnalysis: set correct dst alignment for memcpy from"}},{"before":"c67e20303c257173f3d79cc8bea5d895f67f26af","after":"b8ab96a6eb7adbeb83da8d51806be85da7ede461","ref":"refs/heads/releases/igc-1.0.17384","pushedAt":"2024-09-09T10:11:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fda0","name":"Mateusz Garbowski","path":"/fda0","primaryAvatarUrl":"https://github.com/avatars/u/64565772?s=80&v=4"},"commit":{"message":" AlignmentAnalysis: set correct dst alignment for memcpy from\nglobal constant\n\nIf memcpy source is zeroinitialized constant global, memcpy is\nequivalent to memset to zero. In this case alignment can be set based\nonly on destination.\n\nThis change also removes early run of LLVM's MemCpy Optimization pass\nwhen Khronos SPIR-V translator is used, as there is no longer need to\nchange memcpy to memsets before AlignmentAnalysis.\n\n(cherry picked from commit 10bc14989971c2b6940678d7e54c0f88d8978c68)","shortMessageHtmlLink":" AlignmentAnalysis: set correct dst alignment for memcpy from"}},{"before":"44b41db78aa6ad74b89899f65299af8cc2e63cdc","after":"5a19d4329f5daca9584295f3f965c1c63ee7a0bb","ref":"refs/heads/master","pushedAt":"2024-09-08T08:09:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" refactor kernel cost model\n\n1. make sure that all child loops are kept in program order\n2. make sure factor=1, argSym=-1 (and C=0) means unknown\n3. Add a lit test for visa for testing loop handling by cost info code.","shortMessageHtmlLink":" refactor kernel cost model"}},{"before":"adccbbe161471616090b6cab14edab5f890a7d69","after":"44b41db78aa6ad74b89899f65299af8cc2e63cdc","ref":"refs/heads/master","pushedAt":"2024-09-07T07:09:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Remove an inefficient workaround on ADL\n\nRemoved a broadly inefficient workaround on ADL 4626 SKU.","shortMessageHtmlLink":" Remove an inefficient workaround on ADL"}},{"before":"81cbf5100878b5df08f3136f40e6b74f79cdd8bc","after":"adccbbe161471616090b6cab14edab5f890a7d69","ref":"refs/heads/master","pushedAt":"2024-09-06T21:09:51.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Fix assert \"Not allowed ARF in ternary instruction\"\n\nHWConformity will fix the ARF restrictions, so just do the check for\nHWConformity pass. Otherwise it may trigger assert before HWConformity\npass.","shortMessageHtmlLink":" Fix assert \"Not allowed ARF in ternary instruction\""}},{"before":"10bc14989971c2b6940678d7e54c0f88d8978c68","after":"81cbf5100878b5df08f3136f40e6b74f79cdd8bc","ref":"refs/heads/master","pushedAt":"2024-09-06T16:11:31.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Regenerate tests/ScalarizeFunction/selective.ll (NFCI)\n\nUse update_test_checks.py to generate the checks for the test.\nThis simplifies adding new tests or updating the existing ones.","shortMessageHtmlLink":" Regenerate tests/ScalarizeFunction/selective.ll (NFCI)"}},{"before":"30a39a6b96ad989417784c44acbf6e26d59699fb","after":"10bc14989971c2b6940678d7e54c0f88d8978c68","ref":"refs/heads/master","pushedAt":"2024-09-06T14:08:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" AlignmentAnalysis: set correct dst alignment for memcpy from\nglobal constant\n\nIf memcpy source is zeroinitialized constant global, memcpy is\nequivalent to memset to zero. In this case alignment can be set based\nonly on destination.\n\nThis change also removes early run of LLVM's MemCpy Optimization pass\nwhen Khronos SPIR-V translator is used, as there is no longer need to\nchange memcpy to memsets before AlignmentAnalysis.","shortMessageHtmlLink":" AlignmentAnalysis: set correct dst alignment for memcpy from"}},{"before":"c5d0c2c73bc628f58159dad7c88f69a74dc75de2","after":"30a39a6b96ad989417784c44acbf6e26d59699fb","ref":"refs/heads/master","pushedAt":"2024-09-06T13:11:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":"Changes in code.","shortMessageHtmlLink":"Changes in code."}},{"before":"6bb83a378cfcf21110da5415948f53db19f95c35","after":"c5d0c2c73bc628f58159dad7c88f69a74dc75de2","ref":"refs/heads/master","pushedAt":"2024-09-06T12:11:13.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Extend `cl_intel_subgroup_2d_block_io` extension with more variants\n\nThis change implements support for the following builtins:\n```c\nintel_sub_group_2d_block_read_8b_8r16x4c\nintel_sub_group_2d_block_prefetch_8b_8r16x4c\nintel_sub_group_2d_block_read_transpose_32b_32r8x1c\n```","shortMessageHtmlLink":" Extend cl_intel_subgroup_2d_block_io extension with more variants"}},{"before":"3701fd3d24c998937175bc188c8d4bf9462ae0e1","after":"6bb83a378cfcf21110da5415948f53db19f95c35","ref":"refs/heads/master","pushedAt":"2024-09-06T11:07:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Fix payload coalescing for SIMD32\n\nsubVar should be calculated by multiplication of whole relative\noffset, not just index","shortMessageHtmlLink":" Fix payload coalescing for SIMD32"}},{"before":"ef0ddfe76d6dd933ec40d6b24ca8badcf71250c0","after":"3701fd3d24c998937175bc188c8d4bf9462ae0e1","ref":"refs/heads/master","pushedAt":"2024-09-06T04:35:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Expose invm/rsqtm\n\nExpose math invm and rsqtm so vISA clients can use them directly.\n\nThis is to support double invsqrt.","shortMessageHtmlLink":" Expose invm/rsqtm"}},{"before":"3f5ef0a5707c8f09ac937384b8f5b70248bfcfcc","after":"ef0ddfe76d6dd933ec40d6b24ca8badcf71250c0","ref":"refs/heads/master","pushedAt":"2024-09-06T00:28:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Refactor CS SelectWalkOrder to configure new pass\n\nReplaced current selectWalkOrder utillities with the new functions\nSwitched to use the new SComputeShaderWalkOrder struct","shortMessageHtmlLink":" Refactor CS SelectWalkOrder to configure new pass"}},{"before":"bb8c2be33911b5526744cbb3992e6e7fe243e0af","after":"3f5ef0a5707c8f09ac937384b8f5b70248bfcfcc","ref":"refs/heads/master","pushedAt":"2024-09-05T20:06:36.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Update default ray tracing tile size\n\nDifferent getRayTracingTileYDim2D value based on the platform.","shortMessageHtmlLink":" Update default ray tracing tile size"}},{"before":"8a507453b97642a7cbfa6f77fc89291cd0f2e992","after":"bb8c2be33911b5526744cbb3992e6e7fe243e0af","ref":"refs/heads/master","pushedAt":"2024-09-05T17:09:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Update debug registry keys related to sample_d emulation\n\nUpdate debug registry keys related to sample_d emulation","shortMessageHtmlLink":" Update debug registry keys related to sample_d emulation"}},{"before":"d8504b782701e8a2198ef0d0b3605273e2f55783","after":"5639d3ff43b3988b202d2a5bb8d1404745519d19","ref":"refs/heads/releases/igc-1.0.17537","pushedAt":"2024-09-05T12:40:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pszymich","name":"Pawel Szymichowski","path":"/pszymich","primaryAvatarUrl":"https://github.com/avatars/u/45690384?s=80&v=4"},"commit":{"message":" Fix incorrect 2d loads rescheduling rollback functionality\n\nFix incorrect 2d loads rescheduling rollback functionality by ensuring the uses of a\npotential candidate are dominated by the undo point\n\nAnd create an option to make splitting of the candidates finer in order\nto reduce the regpressure better\n\n(cherry picked from commit 8a507453b97642a7cbfa6f77fc89291cd0f2e992)","shortMessageHtmlLink":" Fix incorrect 2d loads rescheduling rollback functionality"}},{"before":"d7748a63b95a634719fd8be315400ca81673fd47","after":"c67e20303c257173f3d79cc8bea5d895f67f26af","ref":"refs/heads/releases/igc-1.0.17384","pushedAt":"2024-09-05T12:40:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"pszymich","name":"Pawel Szymichowski","path":"/pszymich","primaryAvatarUrl":"https://github.com/avatars/u/45690384?s=80&v=4"},"commit":{"message":" Fix incorrect 2d loads rescheduling rollback functionality\n\nFix incorrect 2d loads rescheduling rollback functionality by ensuring the uses of a\npotential candidate are dominated by the undo point\n\nAnd create an option to make splitting of the candidates finer in order\nto reduce the regpressure better\n\n(cherry picked from commit 8a507453b97642a7cbfa6f77fc89291cd0f2e992)","shortMessageHtmlLink":" Fix incorrect 2d loads rescheduling rollback functionality"}},{"before":"74c28259e9b3cfd6d21e0edf507ed69bf8a868d8","after":"8a507453b97642a7cbfa6f77fc89291cd0f2e992","ref":"refs/heads/master","pushedAt":"2024-09-05T12:11:22.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Fix incorrect 2d loads rescheduling rollback functionality\n\nFix incorrect 2d loads rescheduling rollback functionality by ensuring the uses of a\npotential candidate are dominated by the undo point\n\nAnd create an option to make splitting of the candidates finer in order\nto reduce the regpressure better","shortMessageHtmlLink":" Fix incorrect 2d loads rescheduling rollback functionality"}},{"before":"76cf269ef415f59db09e1db166aaaba4087a5ede","after":"74c28259e9b3cfd6d21e0edf507ed69bf8a868d8","ref":"refs/heads/master","pushedAt":"2024-09-05T06:09:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" IGA: SWSB fix for WRITE_ALWAYS_INTERFERE instructions\n\nConsider the dep type during calculateDependence so that its dependency to\nother instructions can be properly handled.","shortMessageHtmlLink":" IGA: SWSB fix for WRITE_ALWAYS_INTERFERE instructions"}},{"before":"c59f4855bfd7332f3f30b9501a5302b8740deb4b","after":"76cf269ef415f59db09e1db166aaaba4087a5ede","ref":"refs/heads/master","pushedAt":"2024-09-05T01:34:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Add platform PVCXT for PVC WAR send WA\n\nPVCXT is B0+ of PVC","shortMessageHtmlLink":" Add platform PVCXT for PVC WAR send WA"}},{"before":"20b68c9c28a84bdae461d901c74a6114442a84bf","after":"c59f4855bfd7332f3f30b9501a5302b8740deb4b","ref":"refs/heads/master","pushedAt":"2024-09-04T20:06:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":" Fix coverity issues in VC\n\n.","shortMessageHtmlLink":" Fix coverity issues in VC"}},{"before":"d8e59a19a75130fc254d04b33750a1563da28634","after":"20b68c9c28a84bdae461d901c74a6114442a84bf","ref":"refs/heads/master","pushedAt":"2024-09-04T18:08:58.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VPG-SWE-Github","name":"VPG SWE Github","path":"/VPG-SWE-Github","primaryAvatarUrl":"https://github.com/avatars/u/34278352?s=80&v=4"},"commit":{"message":"Update load store commands syntax correctly while reading and writing SLM in XEHPG\n\nUpdate load store commands syntax correctly while reading and writing SLM in XEHPG","shortMessageHtmlLink":"Update load store commands syntax correctly while reading and writing…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEsUQWLQA","startCursor":null,"endCursor":null}},"title":"Activity · intel/intel-graphics-compiler"}