{"payload":{"header_redesign_enabled":false,"results":[{"id":"475696353","archived":false,"color":"#e4cc98","followers":0,"has_funding_file":false,"hl_name":"embeddedsystemsjimbo/Cache_controller","hl_trunc_description":"Simulated direct mapped cache controller project created using VHDL","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":475696353,"name":"Cache_controller","owner_id":76194492,"owner_login":"embeddedsystemsjimbo","updated_at":"2022-07-14T02:05:50.918Z","has_issues":true}},"sponsorable":false,"topics":["fpga","cache","vhdl-examples"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aembeddedsystemsjimbo%252FCache_controller%2B%2Blanguage%253ATcl","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/embeddedsystemsjimbo/Cache_controller/star":{"post":"2q_jGyC90xSRt-vON1pFzvoo4hqZN9o9F1AiroAWHygtXIoJ3jDtqLiv2_Qd-vVk0WRuVKxO6iaYQ5Jst4hJ0w"},"/embeddedsystemsjimbo/Cache_controller/unstar":{"post":"2wL04uadBebSWHqXpipuxaydO-Qae71_7raTNMOAqHcIuOns6rgDpZCOOdCiaBofSZHPNiOaGvZpG7RbTcXfww"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ny6Nka-JI5-vDEw0PKqQDEGV4YkeeapPc8R3zi0ixkXOGFSxEL5UDIiGOgRtgr18lzkOfjTwvU06Wp0hwuFWhA"}}},"title":"Repository search results"}