{"payload":{"header_redesign_enabled":false,"results":[{"id":"426295565","archived":false,"color":"#adb2cb","followers":12,"has_funding_file":false,"hl_name":"emb4fun/neorv32-examples","hl_trunc_description":"Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":426295565,"name":"neorv32-examples","owner_id":10170906,"owner_login":"emb4fun","updated_at":"2023-11-02T18:04:59.180Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aemb4fun%252Fneorv32-examples%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/emb4fun/neorv32-examples/star":{"post":"wQJFPSUBx_pSt3SmI9RGuVxd-rKVRLa9lKmTAWdV5up_h3-eonwB2Q30Woop_bHzukudDncvJK1bvCcL6XocMg"},"/emb4fun/neorv32-examples/unstar":{"post":"ieQ3ZAB7e29OzNMw3OrlMLYmGp9kbQPhnX2PpmU_dmUceuCZc8GIb9yUV5zzAREa6p5enCF74BHQLS5GHKUPJw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iruI9kFMhLPs3D_GnczVN6uKocUyW6xXaAajJ043KhxpjYr8k1FAzKpiFqc6xcyXqcUF7oKapFJOSmjtyseqGw"}}},"title":"Repository search results"}