{"payload":{"header_redesign_enabled":false,"results":[{"id":"465460723","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"efabless/clear_old","hl_trunc_description":"CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the AS…","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":465460723,"name":"clear_old","owner_id":3238299,"owner_login":"efabless","updated_at":"2022-03-19T15:11:48.963Z","has_issues":true}},"sponsorable":false,"topics":["open-source","fpga","caravel","openfpga","openlane","efpga","chipignite"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aefabless%252Fclear_old%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/efabless/clear_old/star":{"post":"4BGUEneEnrWJOrmj2ybhbWCMjVfDzroK-9xK8Tad6bkV-Fpa73attIV3yNonfmp-qXFfslm-qNS5A4-Jgkbt0A"},"/efabless/clear_old/unstar":{"post":"nkg8bFkxaETQ3oeyFD7PJBbEgAUiLEUI2n01LafeR7sMLNqIjj5BWioFXoHDfrCoyzhAv869f7ZKdxAi6mJGUg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZXemlVad_2VumiEQjPBdLfkpxRol21ubNcs3xnISmhugPScZmHqtfwtBGQ2dcaUv8_vYxMhjuRYhV9hse29qQQ"}}},"title":"Repository search results"}