{"payload":{"header_redesign_enabled":false,"results":[{"id":"740529937","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"dsa-shua/FPGA-SystolicArray","hl_trunc_description":"Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":740529937,"name":"FPGA-SystolicArray","owner_id":98312332,"owner_login":"dsa-shua","updated_at":"2024-02-16T12:45:19.146Z","has_issues":true}},"sponsorable":false,"topics":["sdk","fpga","hardware","accelerator","matrix","project","matrix-multiplication","verilog","xilinx","vivado","systemverilog","hardware-designs","hdl","hardware-acceleration","zynq-7000","systolic-arrays","pynq-z2","vitis"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adsa-shua%252FFPGA-SystolicArray%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/dsa-shua/FPGA-SystolicArray/star":{"post":"tVqd8B281hR1EqIVH2mmNlQUCyk3VEvf0mm5tXxGunSd9G8XSjHK_z0tcF9F8jG5VAGJ0OYvZoWQjnAhrWNO3Q"},"/dsa-shua/FPGA-SystolicArray/unstar":{"post":"3DXzLmX2wyCdHeNtxYvqbJFtxYj8XvCAXb6M_ZLcttYrx3YH6QnqWTLS4oW81DkYdEIYjDJejx17nGFZMUMwCg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ymPkhcGhmuXUyMw3hexXi4F1fLPrR6N1-wg4DLks9T0YsWtHIfVUDgN7Vyduz37-f2uwD7KxzxgkmMUxm_-n3w"}}},"title":"Repository search results"}