{"payload":{"header_redesign_enabled":false,"results":[{"id":"734221603","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"diskouna/uP_RISC","hl_trunc_description":"Simple RISC processor in VHDL","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":734221603,"name":"uP_RISC","owner_id":119809838,"owner_login":"diskouna","updated_at":"2024-03-18T16:43:26.949Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","softcore","vhdl-examples"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adiskouna%252FuP_RISC%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/diskouna/uP_RISC/star":{"post":"fU3VwKVQzl096Ov0QKSRVWY1JiwUG8oeskzWQPqEVaPqEXjfoDXIUIk1w3XiFjp-F2T-twrgJdDiQwucXytMjg"},"/diskouna/uP_RISC/unstar":{"post":"eNCQ7pFAP71BFnwOqqO4SuCRJ7AFmp9gkcvCN8IyNtg5sC9fPTI2gIYLn6Z8Ii6lL6mtx9lwOzxjx7HhmRSVig"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"RaREyuvj9byhppL0KMQ3xD_1EJPaOOiXqSS67A5ZRPtxUCOXGIu9AVP5XSEpNarlaJMHdQStV8s7gYy7KduFVg"}}},"title":"Repository search results"}