{"payload":{"header_redesign_enabled":false,"results":[{"id":"429576417","archived":false,"color":"#f34b7d","followers":35,"has_funding_file":false,"hl_name":"cornell-zhang/hcl-dialect","hl_trunc_description":"HeteroCL-MLIR dialect for accelerator design","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":429576417,"name":"hcl-dialect","owner_id":9019401,"owner_login":"cornell-zhang","updated_at":"2024-05-30T00:31:21.053Z","has_issues":true}},"sponsorable":false,"topics":["fpga","compiler","intermediate-representation","open-source-hardware","high-level-synthesis","fpga-programming"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acornell-zhang%252Fhcl-dialect%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/cornell-zhang/hcl-dialect/star":{"post":"_ecsxaE9YLqZI29xnFZH4OWBMpa1vE9AcQc-GAL4atHSb-G_ib48uvUA8Lw3xjs-WhnOd1tFQGldX4qD2qDocw"},"/cornell-zhang/hcl-dialect/unstar":{"post":"zxahreXrSfcczNmWk9Fqn2XaC9TL_6pZd1dtVEKOZHhfr43MhS7avOILJSkq9Cn2G5XVE46oK8VEYsBJle6_Uw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"LLf9TBg0feMzOgyxjte2arVzrBZWSgf9MuS3b5E1IANP6mufrDaI1fVAU-HtxcpbJ83r1k5VjxyIpO3jcybn3g"}}},"title":"Repository search results"}