{"payload":{"header_redesign_enabled":false,"results":[{"id":"508808850","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"coleblackman/FPGA-Placement-Generator","hl_trunc_description":"This tool generates a macro_placement.cfg file for use with OpenLANE and OpenFPGA.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":508808850,"name":"FPGA-Placement-Generator","owner_id":20258533,"owner_login":"coleblackman","updated_at":"2022-08-09T17:59:26.421Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":95,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acoleblackman%252FFPGA-Placement-Generator%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/coleblackman/FPGA-Placement-Generator/star":{"post":"A5CBl-6yxvN57IXQlXEzP35CqRjmq3kk4fofxj8ydTeIhyuFs_H1MSWwfKP3w5GIMyx6VWPLz6yRVjhAcL51dA"},"/coleblackman/FPGA-Placement-Generator/unstar":{"post":"i3PdYsPDCz65yslSBxw_DiI83mfB6234goMlmU2YsxZtuc4ZMqcaVXhskFxaIztQ6LDAfP3S_mvSkOdMzj-LeQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cFezOaY4ooSSpbMrc43a1K_EXpBNx9EtGm5o0EUiCKIj8ccihlNstPZ6jO29Pr-Dhs8sVKmN3is9nNOnKsGVCw"}}},"title":"Repository search results"}