{"payload":{"header_redesign_enabled":false,"results":[{"id":"232916099","archived":false,"color":"#DAE1C2","followers":208,"has_funding_file":false,"hl_name":"chipsalliance/Cores-VeeR-EH2","hl_trunc_description":null,"language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":232916099,"name":"Cores-VeeR-EH2","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2022-12-22T16:53:54.638Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252FCores-VeeR-EH2%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/chipsalliance/Cores-VeeR-EH2/star":{"post":"iuH7aKFQScR7jCN-FXHaEYjyH0oTz6092pDv6D5oBhvgRqZJHzT8n2YmyS2MACZHf14VDcvN_ss8ML8BfjLghw"},"/chipsalliance/Cores-VeeR-EH2/unstar":{"post":"EccAwhfjIIckwFWelOAMyXEVpFfam_K2GkTzVtcVf4oLeM8Ngv1gQNMJ34fjfltgnSJrYBuIL5LYMRwxr0nb4Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pkEBe_q9UmcDBINLpHgftyF8JSUrtf6kf1G8FMSoPwowHXLT1J7w_A8oLrQs78K1hPVUzfAkRKbdNlRYpJJKkQ"}}},"title":"Repository search results"}