{"payload":{"header_redesign_enabled":false,"results":[{"id":"189812971","archived":false,"color":"#DAE1C2","followers":796,"has_funding_file":false,"hl_name":"chipsalliance/Cores-VeeR-EH1","hl_trunc_description":"VeeR EH1 core","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":189812971,"name":"Cores-VeeR-EH1","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2023-05-29T19:16:55.794Z","has_issues":true}},"sponsorable":false,"topics":["fpga","processor","riscv","rtl","risc","risc-v","open-source-hardware","fusesoc","verilator","riscv32","western-digital","axi4","ahb-lite","asic-design","veer"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252FCores-VeeR-EH1%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/chipsalliance/Cores-VeeR-EH1/star":{"post":"nEKC6bRhRenyTiWnyS_6XvsiVPGIm_vRzMdzPzlOmyQ1a4doEWoFkubNqX3_X7LdLcAUHaqK_NXxsYecmuLCYg"},"/chipsalliance/Cores-VeeR-EH1/unstar":{"post":"QtMNWh4NnDeYX2_PTK8GzbFY3F1u81K6t6h04HNrWI-XBWTp85PD8RncTeFAjDd_PMVyVCnvyd-qrnkQJ6t_Ug"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UAFf471pnzyms8sRZrPmioRHft6HDPfY8SyQm_D_pLYEMP4CSQ_CiEKCOYjbBBLOMeJ6dDDkj0rjno4JLMEIYA"}}},"title":"Repository search results"}