{"payload":{"header_redesign_enabled":false,"results":[{"id":"66738624","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"bzl3/ece4750-tut4-verilog","hl_trunc_description":"ECE 4750 Tutorial 4: Verilog Hardware Description Language","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":66738624,"name":"ece4750-tut4-verilog","owner_id":21265756,"owner_login":"bzl3","updated_at":"2016-08-26T04:14:13.663Z","has_issues":false}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abzl3%252Fece4750-tut4-verilog%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/bzl3/ece4750-tut4-verilog/star":{"post":"ZdONCumAsomOlDAVqJQkzrilF42XJ9SdiEFdQoY6F6AZtbWi1kT7yGHkqQq83md72_v2eZ5v08wpLZHf4g_vyQ"},"/bzl3/ece4750-tut4-verilog/unstar":{"post":"tE9wtoeGmqZIG5iY30-wMmEDZrdGXQoX_yyHD1veqrsG6Q20uH1PRhWhL36WWyRvszijn2Lv89q4NKbEkuciKA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vBGz2gjpLqVgzln-NkkqtexHYXiLy-R3kk0QMDljpNaqAhCRLh5MLodLbRjgFNPOp1hOZbGRtpORenGbfC1xsg"}}},"title":"Repository search results"}