{"payload":{"header_redesign_enabled":false,"results":[{"id":"793759240","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"anyakara/MIPS32-Pipelined-Processor","hl_trunc_description":"High-level block designs for MIPS 32 bit processor with pipelining & forwarding controls, hazard detection, and timing. Tested and verifi…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":793759240,"name":"MIPS32-Pipelined-Processor","owner_id":66985689,"owner_login":"anyakara","updated_at":"2024-06-09T23:21:03.448Z","has_issues":true}},"sponsorable":false,"topics":["verilog","mips32","pipelined-processors","vivado-vitis","pipelined-memory"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aanyakara%252FMIPS32-Pipelined-Processor%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/anyakara/MIPS32-Pipelined-Processor/star":{"post":"oqYzQFCB2sZbaY67a1czfp8Fwc1qMO9gzAsrMpw1rZkMbzXXKO2HxSb29PCJAJHyCjnhSfZzm-xGZjIMCdO_fw"},"/anyakara/MIPS32-Pipelined-Processor/unstar":{"post":"1LmH_uPDtw7SceEHyjCnVScQ_Jezv1ZAMXMWqNVu2OHkkPqU3KAuwMz-GkGlKytka-LUaJcFazFdNHL9UbCWhg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sxlA0VSPEAY4IudrD7Fb6G5yfKcB7YJvIzh8XAdKcyzqqNNWapmw8qg6wqd7CQ1hEbO0mXl1yEOqS7GiMSWk7Q"}}},"title":"Repository search results"}