Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

CI (GitHub Actions) #15

Open
6 tasks
e-kwsm opened this issue Aug 24, 2024 · 2 comments
Open
6 tasks

CI (GitHub Actions) #15

e-kwsm opened this issue Aug 24, 2024 · 2 comments

Comments

@e-kwsm
Copy link

e-kwsm commented Aug 24, 2024

At the moment there are no CI in the repository. Matrix would be:

  • compiler: GCC, AOCC
  • precision: single, double, long double, quad
  • parallelization: sequential, thread, OpenMP
  • parallelization: sequential, MPI (OpenMPI, MPICH, etc)
  • SIMD: none, SSE, AVX
  • AMD-specific optimization

I am not sure about their conflicts, though.

@jeroen-mostert
Copy link

jeroen-mostert commented Aug 24, 2024

There would be no point to building without SIMD; this repo is a fork specifically to include optimizations for Zen CPUs, all of which support at least AVX2. If you wanted downlevel support, you'd just build vanilla FFTW. Even as a reference implementation, comparing against vanilla FFTW is probably saner. AVX-512 vs AVX2 is pretty much the only interesting difference, but then it depends on your CPU what you'll be building. If the dynamic dispatcher support is enabled, the proper instruction set will be selected at runtime, so you can basically always leave all SIMD options enabled (except for long double and quad, where there's no acceleration).

@BiplabRaut
Copy link
Collaborator

We are planning to add a CI pipeline in the near future.
Until then a guide for contributors will be published for the pending patches.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants