{"payload":{"header_redesign_enabled":false,"results":[{"id":"133410183","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"adumont/uartrx-fifo","hl_trunc_description":"Simple UART RX that fills a FIFO queue. Pop the FIFO to LEDs by pressing the button","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":133410183,"name":"uartrx-fifo","owner_id":333274,"owner_login":"adumont","updated_at":"2018-06-11T19:43:49.831Z","has_issues":true}},"sponsorable":false,"topics":["fpga","serial","verilog","uart","fifo","fpgawars","icezumalhambra"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aadumont%252Fuartrx-fifo%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/adumont/uartrx-fifo/star":{"post":"GC2eMpfI1JUxiKRHCWqFeyPnhJ3Z2LDx2PYxQqcOkLwnv5YQgf-keGpfDMhXZigi-b5f0D-ZwQA_AlqJfQvPzw"},"/adumont/uartrx-fifo/unstar":{"post":"ZJ9TjaDiHYPjHgeEoSLicYXBJ_nAHP2ZmIWx32X645rFf6gNUezs0sqU91zm9jqyuloawW6PdZFDvRXxmzAasQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"axKNxkaFfGucby7axlxha81ofGJly32RCBl42d0pBuOshIJG2UF95st4pC0FPIcV7LuvcsfC5Ybfm4WktX7LRg"}}},"title":"Repository search results"}