{"payload":{"header_redesign_enabled":false,"results":[{"id":"94922274","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"DEG-171/Circuitos","hl_trunc_description":"Area to keep circuits's code of the final project","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":94922274,"name":"Circuitos","owner_id":29389524,"owner_login":"DEG-171","updated_at":"2017-07-02T22:13:42.862Z","has_issues":true}},"sponsorable":false,"topics":["selectores"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":110,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADEG-171%252FCircuitos%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/DEG-171/Circuitos/star":{"post":"fhcGMkRuVwrtW0kER5KOyKLIsIuzvsm9zSXvy6V8ZQLfnXXku4H-wNxNL0dg6iXDs7Q0UIjDLtdk3KuNgLM06g"},"/DEG-171/Circuitos/unstar":{"post":"7YXS00GQ2kjBhI1ULQ7iGXpkXGZfz5y88cIwbrBENd9BX1e_3168HXPSXbdS1ICD2Hk-nQkLLs-93LezGRjKfA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"uw-AgPXzcdoc1Tx5dWFtbceFAeAh8kP_eeFEAk3BEXrLZbcqYhbycH76SicRH71hQ_2tY6PdMmq1OxDmPMBd-w"}}},"title":"Repository search results"}