{"payload":{"header_redesign_enabled":false,"results":[{"id":"765363597","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"CodiieSB/VHDL-Half_Adder","hl_trunc_description":"A half adder is a digital circuit that performs addition of two binary digits, generating the sum bit and the carry bit.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":765363597,"name":"VHDL-Half_Adder","owner_id":53151360,"owner_login":"CodiieSB","updated_at":"2024-02-29T19:46:59.920Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","adder","xilinx-vivado","halfadder","vhdl-examples"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ACodiieSB%252FVHDL-Half_Adder%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/CodiieSB/VHDL-Half_Adder/star":{"post":"BJKwBsDhjd4gWyhibh8Ou3ZY5fPfWFsSQHNGbTl3wrOjXRzDdRv-njRkKi0c0BkmyVVc3U4x4CWJHwOvednEJA"},"/CodiieSB/VHDL-Half_Adder/unstar":{"post":"DlcX4CGk9gxm8F8X3Xv9QA5No0M5HQHVZvN6aqC_zaLfk7rGdjfVVdzMHULEbi-2wYRXFnF1wm9OxHw972N_BQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"B3px3xWW9rb8-8RRm1uSC8NcmkGScirN1wW04V9tmj_7HMwPR1yCtmi2bYpsY0zNHyJXusw9FMKwvZHmp9wGNA"}}},"title":"Repository search results"}