{"payload":{"header_redesign_enabled":false,"results":[{"id":"638007236","archived":false,"color":"#adb2cb","followers":1,"has_funding_file":false,"hl_name":"AugustodeLara/neorv32-RISCV","hl_trunc_description":null,"language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":638007236,"name":"neorv32-RISCV","owner_id":32024026,"owner_login":"AugustodeLara","updated_at":"2023-06-16T20:58:44.818Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAugustodeLara%252Fneorv32-RISCV%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/AugustodeLara/neorv32-RISCV/star":{"post":"Y5oXCzergN045xt8GtoogNqAg8bm9Z39RleG4un4XK_EcTFHN_yFYS5gKSZj-mWudA_Vznbf_J5HjCnZndtPuw"},"/AugustodeLara/neorv32-RISCV/unstar":{"post":"v27lG6xDFpE8NJ57NGCteFQRBegJkLgDevCaPMQExntLqEY5-F1qZex6lGRndEBrTqhec5IEkHE4oXaK6gTjDQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VrY1a860KLEhwJna7jBy0l2n_16Axm6XUh68bZLgKTW-PXI2QrnbIQwHuyD-vvBOc36ZQ0JQX2qHAkwkuWHS0A"}}},"title":"Repository search results"}