{"payload":{"header_redesign_enabled":false,"results":[{"id":"129797190","archived":false,"color":"#b2b7f8","followers":77,"has_funding_file":false,"hl_name":"AleksandarKostovic/Riscy-SoC","hl_trunc_description":"Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":129797190,"name":"Riscy-SoC","owner_id":32797225,"owner_login":"AleksandarKostovic","updated_at":"2019-10-11T08:00:20.522Z","has_issues":true}},"sponsorable":false,"topics":["verilog","soc","risc-v","riscy-soc"],"type":"Public","help_wanted_issues_count":1,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAleksandarKostovic%252FRiscy-SoC%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/AleksandarKostovic/Riscy-SoC/star":{"post":"Fcs03EPy8ac8xRSDoKI0a7jLR9OWkwcQA8GebwXtdKW7nIGCGrtt-EVpQqDRng6WREAfUzvwOI0-xBBV9TuXeQ"},"/AleksandarKostovic/Riscy-SoC/unstar":{"post":"SpRdDs6HvGdc7QQuQ5yBG5H8tuP6wbk-UgIWuHAlvw51u9N4oIjp-4xraHqvfHesITYpa-lJqDwecWwr7oIWbg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"0OaBzwymjsKxne7yRK_jbEvHdRI0vEf5_fCkXc3mjauGCyprzzwnt1Y8Opp6lEG9BChPeOp2ReGqmzBHZvPq-A"}}},"title":"Repository search results"}